Sponsored By:

 

VLSI Society of India

VLSI Education Workshop

Oct 19-23, 2005

Venue: NIST, Berhampur, Orissa

Co-sponsored By:

National Institute of Science & Technology

 
VSI Home   VSI Events

 
 

Report:
Prof O N Mohanty, Vice Chancellor, Biju Pattanaik University of Technology (BPUT), Orissa inaugurated the workshop. The guests of honors were Prof D Mukhopadhyay, Dr. Subash Bose and Dr.Bharadwaj Amruthur. Prof. Sangarm Mudali, Director, NIST gave the welcome address. Dr. Bharadwaj Amruthur of IISc, Bangalore delivered a talk on Circuit Characterization for four hours. Mr. Subhankar Das and Mr. Aditya Desai of KARMIC, Manipal delivered talk on CMOS Cell Design. Dr. Ajit Panda of NIST alongwith VLSI group of NIST demonstrated Circuit Simulation tools. Prof. D. Mukhopadhyay of Jadavpur University delivered a talk on Low Power MOS Design and Dr.Subash Bose of CEERI, Pilani delivered the lecture on Prospective of VLSI in recent times.

 
     
 

An intensive one-week workshop is being organized for faculty and postgraduate students of Indian organizations with the objective of exposing the participants to state-of-the-art in VLSI methodologies and design principles. The technical program of the workshop will include tutorials from experts in the field, hands-on lab sessions, tool demonstrations, and discussion sessions.

 
  To download the proposed program and the registration form, please click on the link below:  
     
 

Registration:

Registration is open to faculty and postgraduate students of M.Tech programs related to VLSI. The number of participants will be limited to 50. Participants will be admitted on a first-come first-served basis. Selected participants will be notified immediately, on or before September 15, 2005.

The registration is not transferable and no refunds will be made. Certificate of participation will be provided to all participants. 

 

Please use the registration form included with this communication.

 

SEND THE COMPLETED REGISTRATION FORM TO :
Dr. Ajit Kumar Panda
VLSI Education Workshop
Dean, NIST, Berhampur
Palur Hills, Berhampur – 761 008
Tel: 0680-2492421/422, 09437014147
Fax: 0680-2492770
Email: akpanda@ieee.org

 
     
  Course Fee:

The uniform,pre-discounted course fee of Rs.2000/- for the members of the VLSI Society of India/IEEE and Rs. 3000/- for others per participant covers the participation in the workshop, registration material including tutorial notes, on-campus accommodation, lunch, and refreshments on all the days of the workshop.  The organizers should receive a demand draft for the registration amount on or before September 10, 2005.  The DD must be drawn in favor of “VLSI Education Workshop” payable at Berhampur.