CALL FOR PARTICIPATION
10th IEEE VLSI Design & Test Symposium
August 9-12, 2006
International Centre, Goa, India
Sponsored by VLSI Society of India
Industry Sponsors: TI India, Controlnet India
In Cooperation With: IEEE-CS-TTTC.
IEEE EDS/SSCS Bangalore Chapter
IEEE CAS Bangalore Chapter
IEEE Goa Chapter
Goa University
Website : www.vlsi-india.net
Related Site - http://vlsi.nj.nec.com/

*H*istory:

Event Title	Venue	Date	Participants
1st VDAT	Chennai	January 7, 1998	30
2nd VDAT	New Delhi	August 6-7, 1998	70
3rd VDAT	New Delhi	August 20-21, 1999	120
4th VDAT	New Delhi	August 25-26, 2000	150
5th VDAT	Bangalore	August 16-18, 2001	220
6th VDAT	Bangalore	August 29-31, 2002	300
7th VDAT	Bangalore	August 28-30, 2003	300
8th VDAT	Mysore	August 26-28, 2004	250
9th VDAT	Bangalore	August 10-13, 2005	300

*T*racks in VDAT Symposium:

Track on *High-level Design* will discuss issues related to system-level synthesis, microarchitecture, embedded systems, codesign, core-based design of SoC, timing convergence, high-level synthesis, logic synthesis, memory synthesis, and FPGA synthesis. Track on *Physical Design and VLSI Technology* will discuss all issues related to physical design and process related aspects of integrated circuits, such as layout, fabrication, packaging, opto-electronic circuits, MEMS, deep submicron and nanometer devices. Track on *Testing and Verification* will discuss issues related to testing, testability, and verification of digital designs, memories, analog designs, and mixed-signal designs, and circuits containing deep-submicron and nanometer devices. *Full-day Tutorials* will be held on August 10, 2006.

Venue – The tutorials and the symposium will be held at the Goa International Centre (http://www.internationalcentregoa.com/).

Conference Committee

General Co-Chairs:
- C.P. Ravikumar, Texas Instruments, India
- P. Sridhar, ControlNet India Pvt Ltd

Technical Program Committee
- Vishwani Agrawal, Auburn University, USA
- Bharadwaj Amruthur, Indian Institute of Science
- P.V. Anandmohan, ECIL, Bangalore
- Shabbir Batterywala, Synopsys, India
- Navakanta Bhat, IISc, Bangalore, India
- Bhargab Bhattacharya, ISI Calcutta, India
- Srimat Chakradhar, NEC, USA
- N. Chandrachoodan, IIT Madras
- V. Kamakoti, IIT Chennai, India
- R. Koodli, Infineon Technologies, India
- Preeti Ranjan Panda, IIT Delhi, India
- S. Mahant-Shetti, KARMIC, India
- Nilanjan Mukherjee, Mentor Graphics, USA
- D. Nagchoudhuri, DAIICT, Gujrat, India
- S. Natarajan, Emerging Memory Tech., Canada
- R. Parekhji, Texas Instruments, India
- C.P. Ravikumar, Texas Instruments, India
- Partha Ray, National Semiconductor, India
- J.N. Roy, Punjab University, India
- Vineet Sahula, MREC Jaipur
- Dinesh Sharma, IIT Bombay, India
- S. Srinivasan, IIT Madras, India
- Susmita Sur-Kolay, ISI Calcutta
- Laxman Vemury, Silicon Image, USA
- V. Visvanathan, Texas Instruments, India
- Sunit Tyagi, Intel, India
- Sabhuddha Bhattacharya, Synopsys, India
- Jais Abraham, Texas Instruments, India

Local Organization Chair
- Satish Kenkre, Controlnet India

Finance Chair
- Gopal Naidu, Texas Instruments India

Organizing Committee
- P. Sridhar, ControlNet India Pvt Ltd
- Rashid Kukkady, ControlNet India Pvt Ltd
- Satish Kenkre, ControlNet India Pvt Ltd
- Praveen K Saxena ControlNet India Pvt Ltd
- V.V. Kamat, Goa University
- Shailendra Aswale RIT, Shiroda
- Olavo D'Seuza, PCCE
- Nilesh F Dessai, FEC, Farmagudi
- Komal Soares, PCCE

*A*DDRESS FOR CORRESPONDENCE

Proposals for one-day tutorials are invited. Each proposal must include an extended abstract, the agenda, and profiles of the speakers. Tutorials targeting Post Graduate students, faculty, and professionals with up to 2 years experience will be given higher priority.

Authors should submit full papers of **at most 10 A4-size pages, including figures and references**. Submissions will undergo blind review – the authors must not include their names or affiliations in the submissions. Your submission should represent original contribution and should not have been submitted to other forums. It is important that abstracts bring out the contribution and novelty of the paper. *Survey papers are not acceptable as submissions*. However, proposals for embedded tutorials (1 hour or 2 hour duration), full-day and half-day tutorials, and proposals for panel discussions are invited. Please indicate clearly in the submission that your submission is a proposal for an embedded tutorial. Send your submissions through the Docman system accessible from http://vlsi-india.net as well as http://vlsi.nj.nec.com/

For questions relating to technical program, submissions, and sponsorships, write to:

C.P. Ravikumar
Texas Instruments, India
Bagmane Tech Park, CV Raman Nagar,
Bangalore 560093
Email: ravikumar@vlsi-india.net
FAX: 91-80-25048213

Submitting authors must become members of the vdat@yahoogroups.com mailing list, where updates on the symposium will be sent. Registration form and information about the local arrangements will be available from www.vlsi-india.net after March 1. Send any queries only to vdat05@hotmail.com

*I*MPORTANT DATES

Last Date for paper submission: March 15, 2006
Last Date for Tutorial submission: March 31, 2006
Notification of acceptance: May 1, 2006
Last day to receive final manuscript: June 1, 2006
Symposium Dates: August 9-12, 2006