

9th IEEE VLSI Design and Test Symposium

August 10-13, 2005

Venue: Learning Center, Wipro Campus, Electronics City, Bangalore, India



In Co-operation with:

IEEE-CS-TTTC and IEEE EDS/SSCS and IEEE CAS Bangalore Chapter Industry Sponsors:

Wipro, Tl India, Intel India







	Advance Program for August 10, 2005 (Wed	Inesday) - Day-1
8.30 – 9.30 AM	Regis	tration
	Session 1A: Tutorial – I	Session 1B: Tutorial – II
	Analog Design and Synthesis Issues for Scaling CMOS Technologies	Implementation Challenges in Embedded Systems
	Speakers: Dinesh Sharma, IIT Bombay, Chetan Parikh, DA-IICT, and Ranga Vemuri, University of Cincinnati	Speakers: Ajit Rao, TI India Mani Manoharan, Wipro, Indrajith Radhakrishnan, Wipro, Sadashivan Manickam, Wipro Pradeep Ganesh Natarajan, Wipro
	Venue: Room-Coral	Coordinator: Arvind Chauhan, Wipro
		Venue: Room-Dolphin
9.30 AM - 11.00 AM	Tutorial	Tutorial
11.00 AM - 11.30 AM	Teal	Break
11.30 AM - 1.00 PM	Tutorial Continues	Tutorial Continues
1.00 PM – 2.00 PM	Lu	nch
2.00 – 3.30 PM	Tutorial Continues	Tutorial Continues
3.30 PM – 4.00 PM	Tea	Break
4.00 PM – 6.00 PM	Tutorial Continues	Tutorial Continues
	End of Day-1	

Tutorial – I: Analog Design and Synthesis Issues for Scaling CMOS Technologies

Speakers: Dinesh Sharma, IIT Bombay, Chetan Parikh, DA-IICT and Ranga Vemuri, University of Cincinnati

As device dimensions and operating voltages are scaled down, conventional approaches to the design of analog circuits have to be modified. This tutorial will present a review of some major techniques used in analog circuit design for low-voltage applications. The CMOS amplifier will be the focus of the tutorial, although many of the techniques described will be applicable for a variety of analog circuits. The topics covered in the tutorial are:

- · Brief review of conventional CMOS amplifier design
- Relationship between the transistor parameters and biases, and amplifier performance; basic design techniques.
- Low-power design Rail-to-rail amplifier architectures, feedback techniques, and current source/mirror architectures.
- Analog Circuit Synthesis sizing, layout synthesis, topology selection/generation, performance closure
- Overview of synthesis techniques
- Analog performance modeling macro models and symbolic models
- Layout-inclusive synthesis models parasitic estimation, layout sampling, convergence and efficiency

The speakers are well known personalities in Analog design and synthesis domain. More details of the tutorial and biographies of the speakers are available from the VDAT website – http://vlsi-india.net

Tutorial – II: Implementation Challenges in Embedded Systems

Speakers: Ajit Rao, TI India, Mani Manoharan, Wipro, Indrajith Radhakrishnan, Wipro, Sadashivan Manickam, Wipro

Pradeep Ganesh Natarajan, Wipro.

Coordinator: Arvind Chauhan, Wipro

This tutorial will discuss the challenges in development of Embedded Systems. The topics covered in the tutorial include:

- Porting Embedded Linux for an ARM based system Key Kernel elements to be ported, Porting Steps and Debugging, Ensuring Stability and Stress Testing
- USB Software Stack Development for Embedded Systems USB Software Components, Key System Resource Requirements, USB Stack Implementation for Embedded Linux
- HW/SW Partitioning Design Decisions, Tools and Techniques
- HW/SW Cosimulation SoC HW-SW Design Constraints, Need for Cosimulation, Tools and Techniques, Example

The speakers are expert practicing professionals in the area of Embedded Systems. More details of the tutorial and biographies of the speakers are available from the VDAT website – http://vlsi-india.net

Please watch the VDAT website or follow the <u>vdat@yahoogroups.com</u> mailing list for any updates to the program. Since the space for tutorials is limited, we may be forced to shortlist participants. If we are unable to register you, you will be intimated by e-mail, and a refund will be made by the VLSI Society of India.

		ugust 11, 2005 (Thursday) - Day-2 Education Day	
8.00 AM - 9.00 AM	VLS1	Registration	
9.00 AM - 9.30 AM		Inauguration	
9.00 AW - 9.30 AW		Session 2A-1: Keynote Talk	
	Robby M	litra, Texas Instruments: VLSI Educatio	n in India
9.30 AM - 10.30 AM	Bobby W	Venue: Room-Coral	ii iii iiidia
10.30 - 11.00 AM		Tea Break	
10.50 - 11.00 AW			
	Session 2A	A-2: Workshop: Taking Student Project	ts to Silicon
		Speakers:	
11.00 AM - 1.00 PM		nis Dutta, MCIT, M.J. Zarabi, SCL Chan	
	Moder	ator: C.P. Ravikumar, Texas Instrument	s, India
		Venue: Room-Coral	
1.00 PM - 2.00 PM		Lunch	
	Session-2A-3	Session 2B-3	Session 2C-3
	Moderator: Taher Abbasi, Cadence	Moderator: Gopal Krishna,	Moderator: Jayanta Lahiri, Alliance
	Venue: Room-Coral	Advance Micro Devices	Semiconductors
		Venue: Room-Mermaid	Venue: Room-Dolphin
	Otto do not Burelo eta la Francia and	Otto dant Duale eta la MI OI Discale el	Student Projects in Verification
	Student Projects in Front-end	Student Projects in VLSI Physical	and Test - Ideas and Execution
	Design – Ideas and Execution	Design – Ideas and Execution	Challenges
	Challenges	Challenges	Participants: Pallab Dasgupta, IIT
	Participants: M. Balakrishnan, IIT	Participants: G.S. Visweswaran, IIT	Kharagpur, R. Parekhji, Texas
2.00 - 3.30 PM	Delhi, V. Kamakoti, IIT Madras, S. Karthik, Analog Devices, Karthik	Delhi, Anand Anandkumar , Magma, Shabbir Batterywala , Synopsys,	Instruments, Subir Roy, TI India,
2.00 - 3.30 PM	, ,	3	Vishwani Agrawal, Auburn
	Madathil, Texas Instruments	Navakanta Bhat, IISc, Bangalore	University
	Experts will lead discussion groups	Experts will lead discussion groups	·
	Experts will lead discussion groups to come up with project ideas, which	Experts will lead discussion groups to come up with project ideas that will	Experts will lead projects to come up
	will be hosted on VSI/ISA websites.	be hosted on VSI/ISA websites.	with ideas that will be hosted on
	will be nosted on vsi/isa websites.	be nosted on vsi/isa websites.	VSI/ISA websites.
3.30 – 4.00 PM		Tea Break	
		Session 2A-4: Panel Discussion	
	Top	ic: The Role of Industry in VLSI Educa	ition
		Moderator: C.P. Ravikumar	
4.00 F.20 DM	While industry complains about the q	uality of education in VLSI and allied sub	jects, academicians are quick to point
4.00 – 5.30 PM	out the need for the industry to do son	nething about it. The panel will discuss w	hat role the Indian VLSI industry could,
		hould, and would play in the coming year	
	Panelists: P.P. Das, Interra	a Systems, H.V. Ananda, Synplicity, P.P.	Chakrabarti, IIT Kharagpur
		Venue: Room-Coral	
5.30 PM - 6.00 PM		Break	
	Session 2A-5		
		Session 2R-5	Specian 2C-5
	Poster Papers	Session 2B-5	Session 2C-5
	Applications – I	Poster Papers	Poster Papers
	Applications - I Chair: B. Venkataramani, NIT	Poster Papers Circuits and Devices	Poster Papers EDA – I
	Applications – I Chair: B. Venkataramani, NIT Trichy	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT	Poster Papers EDA – I Chair: Vineet Sahula, MNIT
	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin
	Applications - I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P.	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi
	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech.,	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of
	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G.	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore
	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering,	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power
	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore
	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power
	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level
	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal,
	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur
	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search
	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur
	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search
	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search
6.00 DM - 7.00 DM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha,	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology,
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology, Hyderabad
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra-	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Technology, Hyderabad A Novel Bus Coding Technique for
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG)	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology, Hyderabad
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Technology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Technology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H.
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications Samir Roy, National Institute of Technical Teachers' Training &	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura Escobedo and Jaime Ramirez-	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Technology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H. Agarwal and M. Chawla, IIT
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications Samir Roy, National Institute of Technical Teachers' Training & Research, West Bengal	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura Escobedo and Jaime Ramirez- Angulo, New Mexico State	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H. Agarwal and M. Chawla, IIT Guwahati
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications Samir Roy, National Institute of Technical Teachers' Training & Research, West Bengal A Universal Logic for Quantum-Dot	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura Escobedo and Jaime Ramirez- Angulo, New Mexico State University, USA	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H. Agarwal and M. Chawla, IIT Guwahati Evolving Cellular Automata for Low
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications Samir Roy, National Institute of Technical Teachers' Training & Research, West Bengal	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura Escobedo and Jaime Ramirez- Angulo, New Mexico State University, USA Compact Low Voltage VHF	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Technology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H. Agarwal and M. Chawla, IIT Guwahati
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications Samir Roy, National Institute of Technical Teachers' Training & Research, West Bengal A Universal Logic for Quantum-Dot	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura Escobedo and Jaime Ramirez- Angulo, New Mexico State University, USA Compact Low Voltage VHF Continuous –Time Current Mode	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H. Agarwal and M. Chawla, IIT Guwahati Evolving Cellular Automata for Low
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications Samir Roy, National Institute of Technical Teachers' Training & Research, West Bengal A Universal Logic for Quantum-Dot	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura Escobedo and Jaime Ramirez- Angulo, New Mexico State University, USA Compact Low Voltage VHF Continuous –Time Current Mode Filters Based on First Order Low-	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H. Agarwal and M. Chawla, IIT Guwahati Evolving Cellular Automata for Low
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications Samir Roy, National Institute of Technical Teachers' Training & Research, West Bengal A Universal Logic for Quantum-Dot Cellular Automata	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura Escobedo and Jaime Ramirez- Angulo, New Mexico State University, USA Compact Low Voltage VHF Continuous –Time Current Mode	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H. Agarwal and M. Chawla, IIT Guwahati Evolving Cellular Automata for Low
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications Samir Roy, National Institute of Technical Teachers' Training & Research, West Bengal A Universal Logic for Quantum-Dot Cellular Automata	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura Escobedo and Jaime Ramirez- Angulo, New Mexico State University, USA Compact Low Voltage VHF Continuous –Time Current Mode Filters Based on First Order Low-	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H. Agarwal and M. Chawla, IIT Guwahati Evolving Cellular Automata for Low
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications Samir Roy, National Institute of Technical Teachers' Training & Research, West Bengal A Universal Logic for Quantum-Dot Cellular Automata Sahil M. Bansal, Punjab Engineering College and	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura Escobedo and Jaime Ramirez- Angulo, New Mexico State University, USA Compact Low Voltage VHF Continuous –Time Current Mode Filters Based on First Order Low-	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H. Agarwal and M. Chawla, IIT Guwahati Evolving Cellular Automata for Low
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications Samir Roy, National Institute of Technical Teachers' Training & Research, West Bengal A Universal Logic for Quantum-Dot Cellular Automata Sahil M. Bansal, Punjab Engineering College and D.Nagchaudhuri, DA-IICT	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura Escobedo and Jaime Ramirez- Angulo, New Mexico State University, USA Compact Low Voltage VHF Continuous –Time Current Mode Filters Based on First Order Low-	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H. Agarwal and M. Chawla, IIT Guwahati Evolving Cellular Automata for Low
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications Samir Roy, National Institute of Technical Teachers' Training & Research, West Bengal A Universal Logic for Quantum-Dot Cellular Automata Sahil M. Bansal, Punjab Engineering College and D.Nagchaudhuri, DA-IICT Minimization in Variation of Output	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura Escobedo and Jaime Ramirez- Angulo, New Mexico State University, USA Compact Low Voltage VHF Continuous –Time Current Mode Filters Based on First Order Low-	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H. Agarwal and M. Chawla, IIT Guwahati Evolving Cellular Automata for Low
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications Samir Roy, National Institute of Technical Teachers' Training & Research, West Bengal A Universal Logic for Quantum-Dot Cellular Automata Sahil M. Bansal, Punjab Engineering College and D.Nagchaudhuri, DA-IICT Minimization in Variation of Output Characteristics of a SOI MOS Due to	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura Escobedo and Jaime Ramirez- Angulo, New Mexico State University, USA Compact Low Voltage VHF Continuous –Time Current Mode Filters Based on First Order Low-	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H. Agarwal and M. Chawla, IIT Guwahati Evolving Cellular Automata for Low
6.00 PM - 7.00 PM	Applications – I Chair: B. Venkataramani, NIT Trichy Venue: Room-Coral P. Jagadesh, G. Elangovan and P. Vanajaranjan, College of Engineering, Anna university SoC Implementation for Hearing Aid Noise Recognizer KDNVS Prasad, Rajeeva G.K. and M. Jain, Central Research Laboratory, BEL A Generic Time Division Duplex Scheme for Synchronous Traffic and Control of Remote Communication Devices S.R. Chowdhury and H. Saha, Jadavpur University, Kolkata VHDL Model of a Cognitive System for Telemedicine Applications Samir Roy, National Institute of Technical Teachers' Training & Research, West Bengal A Universal Logic for Quantum-Dot Cellular Automata Sahil M. Bansal, Punjab Engineering College and D.Nagchaudhuri, DA-IICT Minimization in Variation of Output Characteristics of a SOI MOS Due to Self Heating	Poster Papers Circuits and Devices Chair: D. Nagchoudhuri, DA-IICT Venue: Room-Mermaid H. Mangalam, S. Subramanian, Sri Krishna College of Engg. & Tech., Coimbatore and K. Gunavathi, G. Prabhu, PSG College of Engineering, Coimbatore Domino Logic with Variable Body Biased Keeper P. Vijaykumar, M. Santhanalakshmi and K. Gunavathi, PSG College of Technology, Coimbatore Efficient Energy Recovery Technique for Positive Feedback Adiabatic Logic A.A. Prasad, D. Datta, S. Ganguly and S. Dasgupta, Indian School of Mines, Dhanbad Extraction of Gate Tunneling Current in Gaussian Doped High-k Ultra- Thin-Body Double Gate (DG) MOSFET Lalitha G., A. Garimella, Laura Escobedo and Jaime Ramirez- Angulo, New Mexico State University, USA Compact Low Voltage VHF Continuous –Time Current Mode Filters Based on First Order Low-	Poster Papers EDA – I Chair: Vineet Sahula, MNIT Venue: Room-Dolphin Aruleswari G and V.Lakshmi prabha, Government College of Technology, Coimbatore An Adaptive Algorithm for power management at system level S. Mandal, A. Somani, J. Agarwal, S. Sural and A. Patra, IIT Kharagpur Crosstalk aware Line Search Algorithm for Analog Routing J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, International Institute of Information Techonology, Hyderabad A Novel Bus Coding Technique for Low Power Data Transmission S. Chattopadhyay, IIT Kharagpur, H. Agarwal and M. Chawla, IIT Guwahati Evolving Cellular Automata for Low

	Advance Program for	August 12, 2005 (Friday) - Day-3		
9.00 AM - 9.30 AM		Registration Session 3A-1: Keynote Talk		
9.30 AM - 10.30 AM	Desig	eaker: Ramesh Emani, Wipro Technolog gn Going Global: Implications and Les r: Nagaraj Subramanyam, Texas Instru Venue: Room-Coral	ssons	
10.30 AM - 11.00 AM	Tea Break			
11.00 AM - 12.00 PM		Session 3A-2: Keynote Talk Speaker: T.W. Williams, Synopsys Testability – What is it and How did wir: C.P. Ravikumar, Texas Instruments, Venue: Room-Coral		
	Session 3A-3	Session 3B-3	Session 3C-3	
	Design Techniques – I Chair: G. S. Visweswaran, IIT Delhi Venue: Room-Coral	Low Power - I Chair: Navakanta Bhat, IISc, Bangalore Venue: Room-Mermaid	EDA – II Chair: Partha Ray, National Semiconductor Venue: Room-Dolphin	
12.00 PM - 1.00 PM	K.K. Muralidharan, Wipro Technologies Mixed design of Self-Timed Logic in Synchronous Systems Embedded Tutorial	S. Sarkar and Subash Chandar G., Texas Instruments India Low Power Techniques for CMOS Designs Embedded Tutorial	H. Rahaman Bengal Engg. College, D.K. Das, Jadavpur University, and B.B. Bhattacharya, IIT Kharagpur Synthesis and Testing of Reversible Logic – A Survey Embedded Tutorial	
	A. Chaudhary , G. Gupta and M. Balakrishnan, IIT Delhi <i>Factoring Large Numbers using FPGA</i>	Siri Uppalapati, GDA Technologies, Inc., USA, Michael L. Bushnell, Rutgers University and V.D. Agrawal, Auburn University Glitch-Free Design of Low Power ASICs using Customized Resistive Feedthrough Cells	S. Mandal, Soumya P., A. Somani, S. Sural and A. Patra IIT Kharagpur UML based Object Oriented Methodology for Analog Test Structure Design Automation	
1.00 PM - 2.00 PM		Lunch		
	Session 3A-4 Low Power – II Chair: P.V. Anandmohan, ECIL Venue: Room-Coral	Session 3B-4 Applications – II Chair: P.R. Panda, IIT Delhi Venue: Room-Mermaid	Session 3C-4 EDA – III Chair: M. Balakrishnan, IIT Delhi Venue: Room-Dolphin	
	A.P. James and Ajayan K.R., College of Engineering, Trivandrum Nanoscale design of Low power Supply Pseudo Resistive Cascode Current Mirror	D. Mukhopadhyay and Dipanwita R.C., IIT Kharagpur Programmable Galois Multiplier Using Cellular Automaton	B. Sarker, Cadence Design Systems Petri Net Modeling of GALS and Implementation in Baseband Datapath component of an IEEE 802.11a compliant modem	
2.00 PM - 3.00 PM	R. Paul, A. Patra and S. Mukhopadhay, IIT Kharagpur Verilog - A Modeling of Parasitic and Biasing effects in PSRR behavior of Brokaw Bandgap Voltage Reference	G.S. Nim , B.S. Chauhan and A. Thapliyal, IRDE, Dehradun Real-Time Image Processing System	A. Sarkar, P.P. Chakrabarti and Rajeev K., IIT Kharagpur Boundary Fair Round-Robin: A Fast Fair Scheduler	
	V. Lakshmi Prabha, K. Balamurugan, GCT, Coimbatore and Elwin C.M., Government college of Engineering, Vellore Online Adaptive Power Management for Non-Stationary Service Request	H. Dhand, N.Goel, M.Agarwal and K.Paul, IIT Delhi Partial and Dynamic Reconfiguration in Xilinx FPGAs – A Quantitative Study	S. Chatterjee, P.P. Chakrabarti and Rajeev K., IIT Kharagpur An Optimal Algorithm for Register Renaming: A Post Compilation Technique	
3.00 PM - 3.30 PM	To Non-Stationary Service Request	Tea Break		
3.30 PM – 4.30 PM		Session 3A-5: Keynote Talk Purdue University. Advances in Low Po Bharadwaj Amruthur, Indian Institute of Venue: Room-Coral		
4.30 PM - 5.30 PM	Session 3A-6: Invited Talk Chair: Vishwani Agrawal, Auburn University Speaker: Nilanjan Mukherjee, Mentor Graphics Corporation, USA. Test Quality Challenges in the Nanometer Era Venue: Room-Coral	Session 3B-6: Invited Talk Chair: Dinesh Sharma, IIT Bombay Speaker: Ashok Balivada, Analog Devices, India. Signal Integrity and Analysis Venue: Room-Mermaid	Session 3C-6: Invited Talk Chair: Shabbir Batterywala, Synopsys Speaker: Susmita Sur-Kolay, Indian Statistical Institute Advances in Physical Design Automation Venue: Room-Dolphin	
5.30 PM - 6.00 PM		Break		
	Session 3A-7 Poster Papers Testing - I Chair: Bhargab Bhattacharya, ISI Calcutta Venue: Room-Coral	Session 3B-7 Poster Papers Synthesis Chair: Anantha Bhat, Synopsys Venue: Room-Mermaid	Session 3C-7 Poster Papers Applications – III Chair: V. Kamakoti, IIT Madras Venue: Room-Dolphin	
	S.K. Nathappan, M.V. Raghavulu and Vanathi P.T., PSG College of Technology, Coimbatore CMOS SRAM Fault Detection Using Dynamic Power Supply Current	S. Saha, IIT Roorkee, S. Sarkar and S. Sur-Kolay, Indian Statistical Institute Comparative study of Logic Synthesis Objectives in FPGA Design Flow	M.A. Khan and Y.P. Singh, CDAC, Noida Omura's Modular Addition for FPGA Implementation of IDEA Cipher Block	
6.00 PM - 7.00 PM	D. Mukhopadhyay and N.N. Mojumder, Jadavpur University Energy-Performance Improvement of Content Addressable Memory by Dual-Threadd CMOS Technology	M.S. Bhat, Rekha S. and H.S. Jamadagni, CEDT, IISc, Bangalore Synthesis of Multiple-Valued Arithmetic Functions using Evolutionary Process	Naveen H.N. and N.Shekar V.Shet, NITK, Surathkal Performance optimized VLSI Implementation of RC5 Encryption Algorithm	
	Seema B., Thapar Institute of Engineeing & Technology, Patiala and G.K. Sharma, IT Group, IITM, Gwalior Search Space Pruning for Faster Test Generation based on Parallel	A. Bhasin, S. Arora and M. Ameria, HCL Technologies, Noida Enabling ESL Design Through Behavioral Synthesis	S. Anandh, L.Karthick, L. Ponnambalam , S. Rajaram and V.Abhaikumar Thiagarajar College of Engineering, Madhurai <i>FPGA Implementation of OFDM WLAN Modem</i>	
7.00 PM – 8.30 PM	and Adaptive GA	Banquet Dinner		
	Е	nd of Day-3		

Session 4.2: Tosting -II Chair: Ram Jonnavithula, Texas instruments with the community of the comm	9.00 AM - 9.30 AM	Advance Program for A	ugust 13, 2005 (Saturday) - Day-4 Registration	
9.30 AM - 10.30 AM 10.30 AM - 11.00 AM 10.30 A	J.JU AIVI - 3.JU AIVI			
Session 4A-2 Testing - II Chair Ram Jonnavithula, Texas Instituments India Thatur S. K. A. N. Chandotkar, IIT Bombay and R.A. Parethill, I Tindia Diagnostic Testing of Memories for Static and Dynamic Faults P. Basu, S. Das, A. Banefee, P. Dasgupta and P.P. Chakrabarti, III The Thate of Parethin Coverage & Permai Property Ventication S. Banefee and Dipanwita R.C., IIT Kharagpur Ar Integrated Computer Aided Test (CAT) Tool for System on Chip Section 4A-3 VSI - The Road Ahead Chair: C.P. Rakikmar Venue: Room-Coral 12.00 PM - 1.00 PM 12.00 PM - 1.00 PM 12.00 PM - 1.00 PM 20.00 PM - 1.00 PM 20.00 PM - 2.00 PM 20.00 PM - 3.30 PM 20.00 PM	9.30 AM - 10.30 AM		eet Agarwal, Mobility Group, Intel: Powe	
Session 4A-2 Testing - Chair: Roam Jonnavithula, Texas Instruments india New York Roam Sorial Chair: Against Labrir, Alliance Semiconductors				
Testing - II Chair: Ram Jonnavithula, Toxas Instruments India The Venue: Room-Orders IIT Borthas M. K. A. N. Chandoniner III Borthas M. A. M. Chandoniner III Borthas M. C. III Borthas M. C. M. M. M. Welfacian III Borthas M. C. M.	10.30 AM - 11.00 AM	Session 4A 2		Sossion AC 2
Venue: Room-Mornald Thakur S. K., Ah. Chandorkar, III Bombay and R.A. Parekhji, Till india Diagnostic Testing of Memories for Static and Dynamic Faults P. Basu, S. Das, R. Barrejee, P. P. Basu, S. Das, R. Barrejee, P. P. Basu, S. Das, R. Barrejee, P. P. Rasu, S. Das, R. Barrejee, P. P. Rasu, S. Das, R. Barrejee and Dynamic Faults Property Verification R. Barrejee and Dynamic R.C., IIT Kharagpur Test Plan Coverage by Firmal Property Verification R. Barrejee and Dipamwita R.C., IIT Kharagpur An Integrated Computer Aided Test (CAT) Tool for System on Chip Characterization Scheme for Memory Sast Tan Interconnection Aware Venue: Room-Goral Venue: Ro		Testing – II Chair: Ram Jonnavithula, Texas	Memory Design Chair: Jayanta Lahiri, Alliance	Architecture Chair: Ravi Koodli, Infineon
Diagnostic Testing of Memories for Istatic and Dynamic Faults P. Basu, S. Das, A. Baneriee, P. Daspupta and P.P. Chakrabarti, III Khararguur Test Plan Coverage by Formal Property Verification S. Baneriee and Diparwita R.C., III Khararguur Test Plan Coverage by Formal Property Verification S. Baneriee and Diparwita R.C., III Khararguur Test Plan Coverage by Formal Property Verification S. Baneriee and Diparwita R.C., III Khararguur Test Plan Coverage by Formal Property Verification S. Baneriee and Diparwita R.C., III Khararguur Sassi Indiana R. A. A. A. A. E. A. A. A. E. A. A. A. S. A. A. B. A. A. A. A. A. B. A. B. A. B. A. B. A. B. C. III Khararguur Sassi Indiana R. A. A. A. A. A. A. B. A. B. A. B. A. B. A. B. C. III Khararguur Sassi III Mada Sas				P.R. Panda, IIT Delhi and Viresh
Daspatis and P.P. Chakrabarii, IIT Kharaspur Test Pian Coverage by Formal Property Verification S. Banerjee and Dipanwita R.C., IIT Kharaspur An Integrated Computer Aided Test (CAT) Tool for System on Chip Computer Aided Test (CAT) Tool for System Composed to Test (CAT) Tool for System Composed Test (CAT) Tool for System Compos		Diagnostic Testing of Memories for	Area Optimization Tips in Memory	A technique for predicting the effect
S. Banerjee and Dipanwita R.C., IIT Kharagpur An Integrated Computer Aided Test (CAT) Tool for System on Chip Session 4A-3 VSI = The Road Ahead Chair: C.P. Ravikumar Venue: Room-Coral The calendar of VLSI Society of India for 2006 is under construction. Proposals for holding events of VSI are invited. Enter ferports from workshops held in 2005 will be resented by respective organizers. If you wish to hold a workshop on a specific topic, Please write to thread own load the appropriate form from about the event, including the fittle of the planning. 1.00 PM - 2.00 PM 1.00 PM - 2.00 PM 2.00 PM - 3.30 PM 2.00 PM - 3.30 PM 2.00 PM - 3.40 PM 2.00 PM - 3.40 PM 2.00 PM - 3.00 PM 3. Banaja and Thara Rejimon, Traxs Instruments India An Accurate Critical Path Based Characterization Scheme for Memory Compilers Session 4A-3 VSI = The Road Ahead Chair: C.P., Ravikumar Venue: Room-Coral A 1-6-bit. 2004A, 10us. Monotonic DAC Converter in SOT-23 package S. Session 4B-3 A 1-6-bit. 2004A, 10us. Monotonic DAC Converter in SOT-23 package Session the Sassion banage in the Indian Probabilists Error Model of Probabilists Error Model of Cornellars of Chair Scheme for Memory Chair: Subragania (PSI) A 1-6-bit. 2004A, 10us. Monotonic DAC Converter in SOT-23 package S. Session 4B-3 A Ratago Dasign Chair: Stantia Paskage Characterization Scheme for Memory Chair: Subragania (PSI) A 1-6-bit. 2004A, 10us. Monotonic DAC Converter in SOT-23 package Session 4C-3 Session 4B-3 A Ratago Dasign Chair: Mahamata IIT Madras Venue: Room-Memaid Venue: Room-Memaid A Path. Int Madras Venue: Room-Dorphin A 1-6-bit. 2004A, 10us. Monotonic DAC Converter in SOT-23 package Subragania (PSI) A 1-6-bit. 2004A, 10us. Monotonic DAC Converter in SOT-23 package S. Chattopadhyay and A. B. Alfabaria (PSI) Banagania (PSI) Ba	11.00 AM - 12.00 PM	Dasgupta and P.P. Chakrabarti, IIT Kharagpur Test Plan Coverage by Formal	and Adit Singh. Auburn University, A Novel Random Access Scan Flip-	Kharagpur SAST: An Interconnection Aware
Session 4A-3 VSI – The Road Ahead Chair: C.P. Ravikumar Venue: Room-Coral The calendar of VLSI Society of India for 2006 is under construction. Proposals for holding events of VSI are invited. Blief reports from workshops held in 2005 will be resented by respective organizers. If you wish to hold a workshop on a specific topic, please write to ravikumar@visi-india.net to help you with wireled to make a brief presentation about the event, including the title of the workshop, its intent. expected outcome, and budget. You can download the appropriate form from http://wisi-india.net to help you with the planning. Session 4B-3 Analog Dosign Chair: Shanti Pavan, IIT Madras Venue: Room-Mermaid S. Moghe, S. Biswas, J.K. Agrawal, A Patra, IIT Kharagpur Session 4A. Patra, IIT Kharagpur Bounded with each so helf presentation about the event, including the title of the workshop, its intent. expected outcome, and budget. You can download the appropriate form from http://wisi-india.net to help you with the planning. Session 4A-4 Verification Chair: Sabir Roy, Texas Instituted to make a brief presentation Chair: Subir Roy, Texas Instituted to make a brief presentation Chair: Subir Roy, Texas Instituted to make a brief presentation Analog Dosign Chair: Shanti Pavan, IIT Madras Venue: Room-Mermaid Salem On-ways to improve the Adaptive Filer Technique using Venice and G. Lakshminarayanan, NIT, Truchinapalli Dow Voltage Current Mode Pipelined Analog Dosign One and Chair: Sabir Roy, UsS Circuits: A Session 4G-3 One ways to improve the Adaptive Filer Technique using Venice and G. Lakshminarayanan, NIT, Truchinapalli Dosign and Fipeli Dosign Techniques — II Chair: S.K. Nandy, Indian Institute of Session 4B-4 Ventification Such Roy, Texas Instituted to make a brief presentation Venue: Room-Mermaid Wavepipelmed Image Block Encoders using 2D-DWT Saleman Analog Session 4B-4 Ventification Chair: Subir Roy, Texas Instituted to make a brief presentation Dos the workshop on the proportion of the Comment and P.P. Chakrabarti, IIT Kharagpu		Kharagpur An Integrated Computer Aided Test	Texas Instruments India An Accurate Critical Path Based Characterization Scheme for Memory	University of South Florida Probabilistic Error Model for
Chair: C.P. Ravikumar Venue: Room-Coral Venue: Room-Mermald Wenue: Room-Mermald Wenue: Room-Mermald Madras Venue: Room-Dolphin The calendar of VLSI Society of India for 2006 is under construction. Proposals for holding events of VSI are invited. Brief reports from workshops held in 2005 will be presented by respective organizers. If you wish to hold a workshop on a specific topic, please write to ravikumar@visi-india net, You will be invited to make a brief presentation about the event, including the title of the workshop, its intent, expected outcome, and budget. Vou can download the appropriate form from http://wisi-india net, You can download the appropriate form from http://wisi-india.net, You can download hodel checking for Open LTL 1.00 PM - 2.00 PM Session 4A-4 Verification Chair: Subir Roy, Texas Instruments India Venue: Room-Coral Suchismitar, P. Dasgupta and P.P. Chakrabarti, IIT Kharagpur Bounded Model Checking for Open LTL S. Das, P. Basu, P. Dasgupta and P.P. Chakrabarti, IIT Kharagpur Syntax-driven Approximate Coverage Analysis for an Assertion Sub against a high-level Fault Model X. Jan. A. Raychaudhuri, D. Jain, Shubha G., David P., Analog Devices and P. Swaroop, NCSU, USA A 16-bit, 2004, 10us, Monotonic DAC Converter in SOT-23 package S. Chattopadhyay, IIT Kharagpur, Presentation by Participants of the Custom LSI Design Workshop - Project 1 (Cordinator: Mahant Shetti) Aleba, Cordinator: Mahant Shetti)			Session 4B-3	
The calendar of VLSI Society of India for 2006 is under construction. Proposals for holding events of VSI are invited. Brief reports from workshops held in 2005 will be presented by respective organizers. If you wish to hold a workshop on a specific topic, please write to ravikumar@vlsi-india net. You will be invited to make a brief presentation about the event, including the title of the workshop, its intent, expected outcome, and budget. You can download the appropriate form from http://vishindia.net/ to help you with http://sindia.net/ help you with http://sindia.net/ to help you with http://sind		Chair: C.P. Ravikumar	Chair: Shanti Pavan, IIT Madras	Chair: Nitin Chandrachoodan, IIT Madras
specific topic, please write to ravikumar@visi-india.net. You will be invited to make a brief presentation about the event, including the title of the workshop, its intent, expected outcome, and budget. You can download the appropriate form from http://vlsi-india.net to help you with the planning. 1.00 PM - 2.00 PM Session 4A-4 Verification Chair: Subir Roy, Texas Instruments India Venue: Room-Coral Suchismita R., P. Dasgupta and P.P. Chakrabarti, IIT Kharagpur Bounded Model Checking for Open LTL S. Das, P. Basu, P. Dasgupta and P.P. Chakrabarti, IIT Kharagpur Syntax-driven Approximate Coverage Analysis for an Assertion Sulte against a High-level Fault Model K. Ja, A. Raychaudhuri, D. Jain, Subha G., David P., Analog Devices and P. Swaroop, NCSU, USA A 16-bit, 200uA, 10us, Montonic DAC Convierte in SOT-23 package S. Chattopadhyay, IIT Kharagpur, Presentation by Participants of the Coverage Analysis for some content of the coverage and provided in the coverage of the coverage of the coverage of the coverage and provided in the coverage and p	12.00 PM - 1.00 PM	for 2006 is under construction. Proposals for holding events of VSI are invited. Brief reports from workshops held in 2005 will be presented by respective organizers.	D. Sarkar, S. Mukhopadhyay and A. Patra, IIT Kharagpur A Hybrid System Approach to Failure Diagnosis of Analog VLSI Circuits: A Case Study of DC-DC Buck	N.J.R. Muniraj, Sona College of Technology and R.S.D.Wahida Banu, Government College of Engg, Salem On ways to improve the Adaptive Filter Technique using Verilog HDL
Swapna , N.I.T., Warangal A 1.2V Low Power CMOS Bulk Driven Operational Amplifier 1.00 PM - 2.00 PM Session 4A-4 Verification Chair: Subir Roy, Texas Instruments India Venue: Room-Coral Suchismita R., P. Dasgupta and P.P. Chakrabarti, IIT Kharagpur Bounded Model Checking for Open LTL S. Das, P. Basu, P. Dasgupta and P.P. Chakrabarti, IIT Kharagpur Syntax-driven Approximate Coverage Analysis for an Assertion Suite against a High-level Fault Model K.K. Jha, A. Raychaudhuri, D. Jain, Shubha G., David P., Analog Devices and P. Swaroop, NCSU, USA A 16-bit, 200uA, 10us, Monotonic DAC Converter in SOT-23 package Session 4A-4 Verification Chair: Subir Roy, Texas Instruments India Poesign Techniques – II Chair: Si.K. Nandy, Indian Institute of Science Venue: Room-Mermaid Chair: Si.K. Nandy, Indian Institute of Science Venue: Room-Mermaid Chair: Si.K. Nandy, Indian Institute of Science Venue: Room-Mermaid Chair: Si.K. Nandy, Indian Institute of Science Venue: Room-Mermaid M.S. Bhat, Rekha S. and H. S. Jamadagni, CEDT, IISC Bangalore Multi-level Current-mode Signaling for Long High-Speed Interconnects S. Das, P. Basu, P. Dasgupta and P.P. Chakrabarti, IIT Kharagpur Syntax-driven Approximate Coverage Analysis for an Assertion Suite against a High-level Fault Model K.K. Jha, A. Raychaudhuri, D. Jain, Shubha G., David P., Analog Devices and P. Swaroop, NCSU, USA A 16-bit, 200uA, 10us, Monotonic DAC Converter in SOT-23 package S. Chattopadhyay, IIT Kharagpur, Presentation by Participants of the Custom LSI Design Workshop - Project 1 (Coordinator: Mahant Shetti) T.C.S. Reddy, M.V. Raghavulu,		specific topic, please write to ravikumar@vlsi-india.net . You will be invited to make a brief presentation about the event, including the title of the workshop, its intent, expected	Visweswaran, IIT Delhi Low Voltage Current Mode Pipelined Analog to Digital Converter	Tiruchirappalli Design and FPGA Implementation of Wavepipelined Image Block Encoders using 2D-DWT
Session 4A-4 Verification Chair: Subir Roy, Texas Instruments India Venue: Room-Coral Suchismita R., P. Dasgupta and P.P. Chakrabarti, IIT Kharagpur Bounded Model Checking for Open LTL S. Das, P. Basu, P. Dasgupta and P.P. Chakrabarti, IIT Kharagpur Syntax-driven Approximate Coverage Analysis for an Assertion Suite against a High-level Fault Model K.K. Jha, A. Raychaudhuri, D. Jain, Shubha G., David P., Analog Devices and P. Swaroop, NCSU, USA A 16-bit, 200uA, 10us, Monotonic DAC Converter in SOT-23 package S. Chattopadhyay, IIT Kharagpur, Presentation by Participants of the DAC Converter in SOT-23 package S. Chattopadhyay, IIT Kharagpur, Presentation by Participants of the Costina Testing methods, Parameters an Test sequencing for VLSI Device Tembedded Tutorial Sarveswara Tammali and Jais Abraham, Texas Instruments Ind Testing methods, Parameters an Test sequencing for VLSI Device Tembedded Tutorial Sarveswara Tammali and Jais Abraham, Texas Instruments Ind Testing methods, Parameters an Test sequencing for VLSI Device Tembedded Tutorial Sarveswara Tammali and Jais Abraham, Texas Instruments Ind Testing methods, Parameters an Test sequencing for VLSI Device Tembedded Tutorial Sarveswara Tammali and Jais Abraham, Texas Instruments Ind Testing methods, Parameters an Test sequencing for VLSI Device Tembedded Tutorial Sarveswara Tammali and Jais Abraham, Texas Instruments Ind Testing methods, Parameters an Test sequencing for VLSI Device Tembedded Tutorial Sarveswara Tammali and Jais Abraham, Texas Instruments Ind Testing methods, Parameters an Test sequencing for VLSI Device Tembedded Tutorial Sarveswara Tammali and Jais Abraham, Texas Instruments Ind Testing methods, Parameters an Test sequencing for Ucs Instruments Ind Testing methods, Parameters an Test sequencing for Ucs Instruments Ind Testing methods, Parameters an Test sequencing for Ucs Instruments Ind Testing methods, Parameters an Test sequencing for Ucs Instruments Ind Testing methods, Parameters an Test sequencing for Ucs Instruments Ind Testing metho		download the appropriate form from http://vlsi-india.net to help you with	Swapna , N.I.T., Warangal A 1.2V Low Power CMOS Bulk	Anbuselvi J. and S.R. Choudhury, Central Research Laboratory, BEL FPGA Implementation Of Soft
Verification Chair: Subir Roy, Texas Instruments India Venue: Room-Coral Suchismita R., P. Dasgupta and P.P. Chakrabarti, IIT Kharagpur Bounded Model Checking for Open LTL S. Das, P. Basu, P. Dasgupta and P.P. Chakrabarti, IIT Kharagpur Syntax-driven Approximate Coverage Analysis for an Assertion Suite against a High-level Fault Model K.K. Jha, A. Raychaudhuri, D. Jain, Shubha G., David P., Analog Devices and P. Swaroop, NCSU, USA A 16-bit, 200uA, 10us, Monotonic DAC Converter in SOT-23 package S. Chattopadhyay, IIT Kharagpur, Presentation by Participants of the Science Venue: Room-Mermaid Chair: S.K. Nandy, Indian Institute of Science Venue: Room-Mermaid Venue: Room-Dolphin Sarveswara Tammali and Jais Abraham, Texas Instruments Ind Testing rell Chair: Ochair: Vishwani Agrawal, Aub University Venue: Room-Dolphin Ms.S. Bhat, Rekha S. and H. S. Jamadagni, CEDT, IISc Bangalore Multi-level Current-mode Signaling for Long High-Speed Interconnects Venue: Room-Mermaid Venue: Room-Dolphin Sarveswara Tammali and Jais Abraham, Texas Instruments Ind Testing rell Chair: Vishwani Agrawal, Aub University Venue: Room-Mermaid Venue: Room-Mermaid Venue: Room-Mermaid Venue: Room-Mermaid Venue: Room-Mermaid Venue: Room-Mermaid N.S. Bhat, Rekha S. and H. S. Jamadagni, CEDT, IISc Bangalore Multi-level Current-mode Signaling for Long High-Speed Interconnects Venue: Room-Mermaid N.S. Bhat, Rekha S. and H. S. Jamadagni, CEDT, IISc Bangalore Multi-level Current-mode Signaling for Long High-Speed Interconnects Sc. Kakde, S. Tantry and Koyama Hiroshi, Sanyo LSI Technology Design and Implementation of Class AB CMOS Power Amplifier using GSMC 0.15u Technology Presentation by Participants of the Custom LSI Design Workshop 2005 Lessons Learnt from Custom LSI Design Workshop – Project 1 (Coordinator: Mahant Shetti) T.C.S. Reddy, M.V. Raghavulu,	1.00 PM - 2.00 PM			
P.P. Chakrabarti, IIT Kharagpur Bounded Model Checking for Open LTL S. Das, P. Basu, P. Dasgupta and P.P. Chakrabarti, IIT Kharagpur Syntax-driven Approximate Coverage Analysis for an Assertion Suite against a High-level Fault Model K.K. Jha, A. Raychaudhuri, D. Jain, Shubha G., David P., Analog Devices and P. Swaroop, NCSU, USA A 16-bit, 200uA, 10us, Monotonic DAC Converter in SOT-23 package S. Das, P. Basu, P. Dasgupta and Multi-level Current-mode Signaling for Long High-Speed Interconnects V.B.S. Acharya, S. Kakde, S. Tantry and Koyama Hiroshi, Sanyo LSI Technology Design and Implementation of Class AB CMOS Power Amplifier using GSMC 0.15u Technology Presentation by Participants of the Custom LSI Design Workshop 2005 Lessons Learnt from Custom LSI Design Workshop - Project 1 (Coordinator: Mahant Shetti) T.C.S. Reddy, M.V. Raghavulu,		Verification Chair: Subir Roy, Texas Instruments India	Design Techniques – II Chair: S.K. Nandy, Indian Institute of Science	Testing – III Chair: Vishwani Agrawal, Auburn University
P.P. Chakrabarti, IIT Kharagpur Syntax-driven Approximate Coverage Analysis for an Assertion Suite against a High-level Fault Model K.K. Jha, A. Raychaudhuri, D. Jain, Shubha G., David P., Analog Devices and P. Swaroop, NCSU, USA A 16-bit, 200uA, 10us, Monotonic DAC Converter in SOT-23 package P.P. Chakrabarti, IIT Kharagpur Syntax-driven Approximate Coverage Analysis for an Assertion Suite against a High-level Fault GSMC 0.15u Technology Presentation by Participants of the Custom LSI Design Workshop 2005 Lessons Learnt from Custom LSI Design Workshop – Project 1 (Coordinator: Mahant Shetti) T.C.S. Reddy, M.V. Raghavulu,		P.P. Chakrabarti, IIT Kharagpur Bounded Model Checking for Open	Jamadagni, CEDT, IISc Bangalore Multi-level Current-mode Signaling	Abraham, Texas Instruments India Testing methods, Parameters and Test sequencing for VLSI Devices
K.K. Jha, A. Raychaudhuri, D. Jain , Shubha G., David P., Analog Devices and P. Swaroop, NCSU, USA A 16-bit, 200uA, 10us, Monotonic DAC Converter in SOT-23 package S. Chattopadhyay, IIT Kharagpur, Bresentation by Participants of the Custom LSI Design Workshop 2005 Lessons Learnt from Custom LSI Design Workshop – Project 1 (Coordinator: Mahant Shetti) Alok S. Doshi and V.D. Agrawal Auburn University, USA Independence Fault Collapsing (Coordinator: Mahant Shetti) T.C.S. Reddy, M.V. Raghavulu,	2.00 PM - 3.30 PM	P.P. Chakrabarti, IIT Kharagpur Syntax-driven Approximate Coverage Analysis for an Assertion Suite against a High-level Fault	and Koyama Hiroshi, Sanyo LSI Technology Design and Implementation of Class AB CMOS Power Amplifier using	S.K. Sharma, Wipro Technologies Effect of Timing Jitter on High Speed Data Converter System
		K.K. Jha, A. Raychaudhuri, D. Jain , Shubha G., David P., Analog Devices and P. Swaroop, NCSU, USA A 16-bit, 200uA, 10us, Monotonic DAC Converter in SOT-23 package	Presentation by Participants of the Custom LSI Design Workshop 2005 Lessons Learnt from Custom LSI Design Workshop – Project 1	
Integrated Core and Interconnect Testing with Test-time and Scan Power Minimization Lessons Learnt from Custom LSI Design Workshop – Project 2 (Coordinator: Mahant Shetti) Gunavathi, PSG College of Technology, Coimbatore On-Line BIST for Testing of Operational Amplifiers		G. Das and H. Bhoumik, SIT Siliguri Integrated Core and Interconnect Testing with Test-time and Scan	Custom LSI Design Workshop 2005 Lessons Learnt from Custom LSI Design Workshop – Project 2	Technology, Coimbatore On-Line BIST for Testing of
3.30 PM - 4.00 PM Break	3.30 PM - 4.00 PM			•
Session 4A-5: Panel Discussion Need of the Hour for the Indian VLSI Industry – Execution or Innovation? Panelists: Mahesh Mehendale, Texas Instruments, Raj Khare, Broadcom, Rajat Gupta, Beecem India, A. Vasudevan, Wipro Moderator: C.P. Ravikumar, Texas Instruments, India	4.00 PM – 6.00 PM	Panelists: Mahesh Mehendale	for the Indian VLSI Industry – Execution, Texas Instruments, Raj Khare, Broadco A. Vasudevan, Wipro	om, Rajat Gupta , Beecem India,
Venue: Room-Coral End of VDAT 2005 Symposium			Venue: Room-Coral	o, mula

End of VDA1 2000 Cympos

Information

Please watch updates on VDAT at http://vlsi-india.net. The idea behind the VLSI Design And Test (VDAT) Symposium is to promote Research and Development on all aspects of VLSI in India. This symposium is a forum for free discussion of hot and emerging topics in VLSI. It provides a meeting place for VLSI professionals working in India and abroad. We have been holding this event since 1998, and the participation in the event has steadily gone up every year. Until 2004, the event was called "VLSI Design and Test Workshops." The VLSI Industry in India and academic community working in the area of VLSI has provided immense support to the symposium.

VDAT is sponsored by the **VLSI Society of India**. Please consult http://vlsi-india.net/vsi for more information on VSI's mission and goals. If you are unable to download the page, please send mail to vsi india@rediffmail.com for a softcopy of the application form.

Consult http://www.vlsi-india.net/vsi/activities/ for updates on the activities of the VLSI Society of India. If you wish to become a member of the VLSI Society of India, you can download the form from http://vlsi-india.net/vsi/membership/. The VSI plans to bring out a journal starting from year 2005.

Please wait for announcements.

Symposium Committee

General Chair:

C.P. Ravikumar, Texas Instruments India

Technical Program Committee

Vishwani D. Agrawal, Auburn University, USA Anand Anandkumar, Magma, India P.V. Anandmohan, ECIL, Bangalore Shabbir Batterywala, Synopsys, India Navakanta Bhat, IISc, Bangalore, India Prasad V. Bhatt, Wipro Bhargab Bhattacharya, ISI Calcutta, India Srimat Chakradhar, NEC, USA Santanu Chattopadhyay, IIT Guwahati, India V. Hande, Infosys, India V. Kamakoti, IIT Chennai, India R. Koodli, Infineon Technologies, India Alok Kumar, Coware, India Sandip Kundu, Univ. of Mass., USA Preeti Ranjan Panda, IIT Delhi, India S. Mahant-Shetti, KARMIC, India Nilanjan Mukherjee, Mentor Graphics, USA N.S. Murthy, Philips Semiconductors, India D. Nagchoudhuri, DAIICT, Gujrat, India S.K. Nandy, IISc, Bangalore S. Natarajan, Emerging Memory Tech., Canada R. Parekhji, Texas Instruments, India Partha Ray, National Semiconductor, India J.N. Roy, Punjab University, India Vineet Sahula, MREC Jaipur Dinesh Sharma, IIT Bombay, India

Local Organization Chairs

C.R. Venugopal, SJCE, Mysore **A. Vasudevan**, Wipro

Alok Singh, Virage Logic, India S. Srinivasan, IIT Madras, India

R. Varambally, ST Microelectronics, India G. Vidyasagar, Texas Instruments India V. Visvanathan, Texas Instruments, India

Organizing Committee

Navakanta Bhat, Indian Institute of Science Vishal Dalal, Sasken Rajesh Babu Vasu, Wipro Anuj Sharma, Wipro Harindranath M. Nair, Wipro Amitabh Ojha, Wipro Mohan R., Wipro Sankar K., Wipro Thomas Chacko, Wipro

Fellowships Chair

Narasimha Kaulgud, Wipro vdat05-fellow@vlsi-india.net

Finance Chair

Gopal Naidu, Texas Instruments India

Website

Yashdeep Mahajani, Wipro, India

Registration Information:

- Registration permits you to participate in all the Technical sessions and Tutorials organized as part of the Symposium, and includes refreshments and lunch on all days.
- Please send your registration fee through a draft made out to "VLSI Design and Test Symposium, 2005", payable at Bangalore.
 The draft must be sent to Mr. Gopal Naidu, Finance Chair (VDAT 2005), Texas
- The draft must be sent to Mr.Gopal Naidu, Finance Chair (VDAT 2005), Texas Instruments India, Bagmane Tech Park, C.V. Raman Nagar, Bangalore 560093.
- If you wish to register on the spot, drafts and cash payment in Indian rupees are acceptable. We will not be able to accept Foreign Currency or Credit Card payments.
- The current exchange rate is approximately 1 US dollar = 45 Indian rupees.
- Even those of you who plat to register on the spot are requested to communicate your
 desire to attend VDAT 2005 to vdat05@hotmail.com with details of vehicle
 registration number (if any) and laptop number (if any). Without this, you may face
 difficulties during registration.
- If you are registering for a tutorial, indicate the first and second preference of the
 tutorial. There are limited seats in each tutorial. If we cannot register you in the tutorial
 of your choice, we will refund the amount.
- A processing fee of Rs 500/- will be applied against all cancellations.

Symposium Registration Amount

	Fellow	Indian Faculty/ Student	Indian Industry VSI/ IEEE Member	All Foreign Participants	Others
Before July 15, 2005	Rs.500/=	Rs.2000/=	Rs.4500/=	US\$ 100.00	Rs.5000/=
After July 15, 2005	Rs.500/=	Rs.2500/=	Rs.5500/=	US\$ 150.00	Rs.6000/=

Tutorial Registration Amount

30, 2005	Rs.500/=	Rs.1000/=	Rs.2000/=	US\$ 50.00	Rs.2500/=
After June 30, 2005	Rs.500/=	Rs.1500/=	Rs.2500/=	US\$ 75.00	Rs.3000/=

Correspondence address for Registration:
Mr. Gopal Naidu
Texas Instruments (India) Pvt Ltd

Bagmane Tech Park, Opp. LRDE C.V.Raman Nagar, Bangalore – 560 093

Venue Information:

The venue of the Symposium is the Learning center on the Wipro campus, located in Electronics City. Each of the rooms has a capacity of 100. All Rooms have video hooking for the plenary events. Speakers will have facilities such as DLP projector, cordless microphone, and whiteboard.

Since the conference venue is on Wipro Campus, we need to work with the Security personnel of the organization to make the process of registration a smooth one. Your cooperation in this regard is appreciated. Please send mail to vdat05@hotmail.com and inform your vehicle's registration number and Laptop number if you will come in your private vehicle and/or bring your laptop.

There are several hotels in Bangalore and information on these is available from the Internet. We plan to provide bus pickup/drop service from the following two areas: (a) Indian Institute of Science (b) Majestic. Details will be announced on the website. If you plan to use your own transport, please note: to reach Electronics city, you must travel on Hosur road and enter the Phase I gate. See the location map shown here. The distance to the venue from Railway station is ~20 km and from the Airport, about 15 km. Due to traffic during morning rush hour and evening rush hour, the actual transit time may be significantly high. *Please plan your travel*.

Weather in Bangalore during August is pleasant, bordering on chilly, with occasional showers.



History of VDAT:

Event Title	Venue	Date	Participants
1 st VDAT	Chennai	January 7, 1998	30
2 nd VDAT	New Delhi	August 6-7, 1998	70
3 rd VDAT	New Delhi	August 20-21, 1999	120
4 th VDAT	New Delhi	August 25-26, 2000	150
5 th VDAT	Bangalore	August 16-18, 2001	220
6 th VDAT	Bangalore	August 29-31, 2002	300
7 th VDAT	Bangalore	August 28-30, 2003	300
8 th VDAT	Mysore	August 26-28, 2004	250



9th IEEE VLSI Design & Test Symposium August 10-13, 2005 Venue: Learning Center, Wipro Campus, Electronics City, Bangalore, India

Registration Form:

1. Name of the par	ticipant:					
2. Affiliation						
3. Permanent Mail	ing address:					
4. E-mail Address	(mandatory):					
5. Telephone:						
6. If you are not pa		-mail list, would				
7. If you plan to co		vehicle, indicate	Yes / No			
your Vehicle numb 8. If you plan to bri	per					
number:	ing your laptop, ii					
		You can also de	ownload this form http://vlsi-ind	n from the VDAT V <mark>dia.net</mark>	Vebsite:	
Symposium Regi	istration Amoun	<u> </u>				
Symposium Regi		•	lu dia a			
	Fellow	Faculty/ Student	Indian Industry VSI/ IEEE Member	Foreign Participant	Others	
Before June 30, 2005	Rs.500/=	Rs.2000/=	Rs.4500/=	US\$ 100.00	Rs.5000/=	
After June 30, 2005	Rs.500/=	Rs.2500/=	Rs.5500/=	US\$ 150.00	Rs.6000/=	
Tutorial Registra	tion Amount					
Before June 30, 2005	Rs.500/=	Rs.1000/=	Rs.2000/=	US\$ 50.00	Rs.2500/=	
After June 30, 2005	Rs.500/=	Rs.1500/=	Rs.2500/=	US\$ 75.00	Rs.3000/=	
	Make the	Draft payable at E	Bangalore, to " VL	SI Design & Test	Symposium 200	5"
		DD No.:		Dat		
Total Amount:					. D	
Total Amount:	,	After completing th	· •		ne Draπ to:	
Total Amount:	,	Texa Bag	Mr. Gopal Nas Instruments (laidu India) Pvt Ltd	е Drап to:	