



VLSI Design and Test Workshops 2003
Advance Program
(Latest version available at <http://vlsi-india.net>)
 August 28-30, 2003
 Bangalore, India

Scope: To promote applications and research related to all aspects of VLSI
 In Cooperation With: *VLSI Society of India, IEEE Computer Society Technical Council
 on Test Technology IEEE EDS/SSCS Bangalore Chapter*

With Support From: *Texas Instruments, India, Indian Institute of Science.*

Venue: JN Tata Auditorium, Indian Institute of Science, Bangalore
For The Latest Registration Information:

<http://vlsi-india.net/latest/registration.html>

http://members.tripod.com/vlsi_india/latest/registration.html

Advance program for August 28, 2003 (VLSI Education Day)

8.00 to 9.00 AM	Registration	
9.00 to 9.15 AM	Inauguration	
9.15 to 10.15 AM	Keynote Talk: Chandra Shekhar , IC Design Group CEERI, Pilani <i>VLSI Education in India: Towards Excellence, Numbers, and Relevance</i>	
10.15 to 10:45 AM	Tea Break	
	Session E3: Student Projects in VLSI: Setting up for Success Chair: TBA Moderator: C.P. Ravikumar "Speakers include M. Balakrishnan IIT Delhi and H.S. Jamadagni IISc, Bangalore."	
10.45 AM -- 12.15 PM	<i>Students and faculty face several challenges in executing successful projects in VLSI area. While projects in IT areas such as networking require much less infrastructure, the same is not the case for VLSI design projects. Moore's law has the potential to outdate equipment in a short span of time. Standards are continuously changing or evolving. How can students and faculty deal with these problems? Will industry-academia interaction provide some solutions? How can these relations be sustained? Invited speakers will discuss the problems faced in executing VLSI projects and suggest solutions.</i>	
	Session E4: Tutorial on MEMS Chair: Chandra Shekhar	Session E5: Tutorial on Reliability Chair: Venugopal Puvvada
12.15 to 1.15 PM	N. Bhat , C. Venkatesh, and S. Patil, Indian Institute of Science. <i>Micro Electro Mechanical Systems (MEMS): An Overview.</i>	M.K. Radhakrishnan , Philips, Singapore. <i>Deep Sub-Micron CMOS: Reliability Issues Related to Design and Process.</i>
1.15 to 2.15 PM	Lunch and Time to Visit Exhibits	

2.15 to 3.45 PM	Session E6: Frequently Not Asked Questions! Moderator: C.P. Ravikumar, Panelists: Shabbir Batterywala, Rubin Parekhji, M. Balakrishnan, Navakanta Bhat <i>Experts from industry and academia will answer technical questions posed by engineers and students on various aspects of VLSI Design/CAD. Questions may be sent to cpravikumar@rediffmail.com</i>
-----------------	---

3.45 PM – 4.15 PM	Tea
----------------------	-----

4.15 to 5.45 PM	Session E7: Teaching VLSI: Blue Skies and Pot Holes Moderator: C.P. Ravikumar Panelists: M. Balakrishnan IIT Delhi, H.S. Ramakrishna Brandcom, Vishwani Agrawal Rutgers University, Ashok Rao IISc <i>A large number of VLSI design/EDA companies, including several multinationals, have been established in India over the past decade. This has motivated several academic institutions to start postgraduate programs in VLSI. What are the challenges in starting and sustaining these programs? What needs to be done to sustain the quality of VLSI education?</i>
--------------------	---

5.45 to 6.00 PM	Snack Break
--------------------	-------------

	Session E8: Poster Papers I Session Chair: S. Bose	Session E9: Poster Papers II Session Chair: V. Sahula
6.00 to 7.00 PM	(P) H. Thapliyal and V. Verma, GB Pant University. <i>A High Speed Efficient Signed/Unsigned NxN Bit Multiplier Based on Ancient Indian Vedic Mathematics.</i>	D. Jain, BITS Pilani; S.C. Bose, CEERI Pilani; S.N. Sharan, GCET, Noida. <i>Performance Analysis of FPGA.</i>
	(P) A. K. Gupta and N. Bhat, Indian Institute of Science. <i>A Low Power Circuit to Generate Neuron Activation Function and its Derivative using Back Gate Effect.</i>	Ramachandran B; V. Vishwanath P.L. <i>Design, Synthesis and Implementation of an RBF Neural Network based Multi-user Detector for MC-CDMA System in FPGA.</i>
	(P) B. Bala Tripura Sundari; K. Murali Krishna, Amrita Institute of Technology, Tamil Nadu. <i>HDL Implementation of Deterministic Traffic Regulator.</i>	A. Garimella, MAHE, Manipal. <i>Full Custom VLSI Implementation of Golay and Extended Golay Encoder and Decoder.</i>
	(P) N.J.R. Muniraj, R.S.D.Wahida Banu, N.Prabhakaran, P.Antony Vimal Dass, Sona College of Technology, Salem. <i>Implementation of Blind Adaptive Filtering- Using VLSI Technology.</i>	B. Sharma; S. Dasgupta, Indian School of Mines, Dhanbad. <i>Application of Non-Equilibrium Green's Function Formalism for Nanometric MOS Device Modelling and Simulation.</i>
	(P) K. Paramasivam, Amrita Institute Of Technology, Coimbatore; K. Gunavathi, PSG College of Technology, Coimbatore. <i>VLSI Design Simulation for Routing in Communication Network using Parallel Architecture.</i>	(P) S. Joseph, Christ College, Bangalore. <i>Discussion, Comparison and Hardware Implementation of DCT Algorithms for Image Processing.</i>

Exhibits
<i>Book Exhibit by In-Touch and University Booth will be located in the foyer area of JN Tata Auditorium during 9.00 AM -6.00 PM.</i>

Advance Program for August 29, 2003 (Friday)

<i>Time</i>	Test Workshop Room: A	High Level and Logic Design Workshop Room: B	Physical Design and VLSI Technology Workshop Room: C
8:00 to 9:00 AM	Registration		
9:00 to 10:00 AM	Session L1 : Keynote Talk I Chair: Nagaraj Subramanyam R. Camposano, Synopsys, USA. <i>The Growing Semiconductor Zoo: ASICs, Structured Arrays, FPGA, Processor Arrays, Platforms and other Animalia.</i>		
10:00 – 10:30 AM	Tea Break		
	Session T1: Test & Verification I Chair: Vishwani Agrawal	Session L2: Design Techniques Chair: S. Mahant-Shetti	Session P1: Devices and Technology Chair: D. Nagchoudhuri
	(R) R.K. Dasari ; Krishna Kumar D, Mentor Graphics, India. <i>Framework for verifying Assertions using sequential ATPG.</i>	(R) D. Chakrobarty , M.B. Srividya, A. Bhattad, S. Mahant-Shetti, KARMIC. <i>CMOS Camera with Electronic Shutter.</i>	M.K. Radhakrishnan , Philips, Singapore. <i>ESD in Sub-Micron Devices: Issues and Challenges.</i>
	(R) P.K. Dakhole . <i>Coverage-Driven Functional Verification: Coverage to Speed Verification and Ensure Completeness.</i>	(R) L.V.Holla , P.Vallur, P.T.Balsara, A.Navada, S.Shastry, University of Texas, Dallas. <i>A Fast 16-bit TSPC Adder in SOI CMOS</i>	(R) J.N. Roy , SCL Chandigarh. <i>Optimized Output Structure For Visible Imager Charge Couple Devices. Invited Talk.</i>
	(S) N.K. Soni; S. Chattopadhyay , IIT Guwahati. <i>Test Data Compression for System-on-Chip using an Adaptive Code.</i>	(S) V.Jindal ; Alpana Agarwal. <i>Carry circuitry for LUT-based FPGA (optimized for implementing finite field multipliers)</i>	(S) V.K. Gupta; S. Dasgupta , Indian School of Mines, Dhanbad, India. <i>Modelling and Simulation of Quantum Dot Cellular Automata (QCA) for Future Nanometric Devices.</i>
	(S) H. Rahman ; D. K. Das; Bhargab B. Bhattacharya, ISI Calcutta. <i>Universal Test Set for Detection of Stuck-at-Faults in GRM (Generalized Reed-Muller) Circuits.</i>	(S) Indu S , CRL, Bharat Electronics Ltd.; Avinash K.R. , Wipro Technologies, Bangalore. <i>VLSI Implementations of Image Resizing Algorithms Issues and Proposed Solutions.</i>	(S) D.K.Maurya ; K.Biswas; S.Das & S.Kal, IIT Kharagpur. <i>Fabrication of Silicon Membrane at the Free End of Cantiliver by Wet Anisotropic Etching.</i>
	(S) K. Katiyar , Texas Instruments India. <i>Dual Processor Model based Verification of SoC.</i>		(S) P.Chakrabarti ; S Nayak; D. Mishra; N. Jain, Banaras Hindu University. <i>A Proposed Laser Pre-Amplified Optoelectronic Integrated Circuit (OEIC) Receiver Based on a Single MESFET Front-End.</i>
12.30 to 2.00PM	Lunch		
2:00 to 3.00 PM	Session L3: Keynote Talk II Speaker: Vasudevan Aghoramoorthy, Wipro Technologies <i>Semiconductor Design Outsourcing: Global trends and Indian Perspective</i> Chair: TBA		
3:00 to 3.30 PM	Tea Break		

	Session T2: Test and Verification II Chair: R. Parekhji		Session L4: EDA I Chair: C.P. Ravikumar
--	--	--	--

3.30 – 5.30 PM	(R) V. D. Agrawal , Rutgers University; A.V.S.S. Prasad, M. V. Atre, Agere Systems, Bangalore. <i>It is sufficient to test 25-Percent of Faults.</i>		(R) A. Mehrotra , L. van Ginnekan; Y. Trivedi, Magma Design Automation, USA. <i>Design Flow and Methodology for 50M Gate ASIC.</i>
	(R) J. Abraham , Texas Instruments India. <i>Test Cost Computation and Reduction Techniques.</i>		(S) P. Cavale; A. Pandey ; Krupakaran A., Spike Technologies, Bangalore, India. <i>Seamless Physical Design Flow- Challenges and Solutions.</i>
	(S) Asha B.P. , CG CoreEl, Bangalore, India. <i>Reduced Pin Count Testing Using IEEE 1149.1 Environment.</i>		(S) Suresh Krishnappa; S. Chattopadhyay , IIT Guwahati. <i>Partitioning of Circuits for Mapping onto Dynamically Reconfigurable FPGAs.</i>
	(S) S.S. Singh and S. Chattopadhyay , IIT Guwahati. <i>Genetic Algorithmic Technique for Integrated Testing of Cores and Interconnects in SoCs</i>		(S) R. Bhooshan ; V. Rakhecha; B. Abraham; V.Singhal; V.Puvvada. Texas Instruments India. <i>A Unique Method for Dynamic Voltage Drop Analysis and Decoupling Capacitance Estimation.</i>
	(S) A.Gangwar , R.K. Dasari, Shiva Kumar K, Mentor Graphics, Hyderabad, India. <i>A Study of Parallel Test Application for Core Based SoC Designs.</i>		(S) A. Bidve ; P. Rohilla, ST Microelectronics, Noida, India. <i>Useful Skew Management Inside Standard Cell Library.</i>
5.30 to 6.00 PM	Snack Break		

	Session L5: Poster Papers I Chair: Debesh Das	Session P2: Poster Papers II Chair: D. Nagchoudhuri
6.00 to 7.00 PM	(P) C. M. Umamathy , CelStream Technologies Private Limited, Bangalore. <i>Low Power Area Efficient Digital Counters.</i>	(P) R.K. Pal , University of Calcutta. <i>Channel Sort: A Sorting Algorithm by Constructing Instances of Channel Routing Problem</i>
	(P) Govind S. ; S. Choudhury; V. Sahula, MNIT, Jaipur. <i>Optimizing ARM7 like Processor Architecture for Video Applications (Motion Estimation).</i>	(P) S. R. Reddy , Indira Gandhi Institute of Technology, GGSIP University, Delhi. <i>GUI for Embedded Systems Design.</i>
	(P) K. Bharath ; M. Mani. <i>A Wide Range, High Linearity VCO.</i>	(P) P. Chakravorty, D. Chakraborty, S. Bose , Calcutta University. <i>A Simple Rectilinear Steiner Tree Algorithm for VLSI Global Routing.</i>
	(P) N. Bhatia , Tejas Networks. <i>Design Challenges: Virtual Concatenation, Next Generation Sonet/ SDH</i>	(P) H. Mangalam , Sri Krishna College of Engg. & Technology, Coimbatore; K. Gunavathi, PSG College of Technology, Coimbatore. <i>Power Optimal Clock Distribution in VLSI Circuits.</i>
	End of Day 1	

Advance Program for August 30, 2003 (Saturday)

Time	Test Workshop Room: A	High-level and Logic Design Workshop Room: Main Auditorium	Physical Design and VLSI Technology Workshop Room: B
9.00 – 10.00 AM	Session L6: Keynote Talk III Chair: TBA Mahesh Mehendale , Texas Instruments India. <i>Concurrent Engineering – Challenges and Opportunities.</i>		

10.00 – 10.30 AM	<i>Tea Break</i>		
	Session T3 Test Generation Chair: Anand Moghe, Mentor Graphics	Session L7: Low Power Design Chair: V. Visvanathan	Session P3: Physical Design I Chair: Dinesh Sharma
	K. Shiva Kumar , Mentor Graphics, Hyderabad. <i>Embedded Test for SoC Design. Tutorial.</i>	P.R. Panda , IIT Delhi. <i>The Energy Impact of Memory Port Allocation Decisions. Invited Talk.</i>	(R) S. Deb ; N. Bhat, Indian Institute of Science, Bangalore, India. <i>Design and Implementation of Passive RF Tag IC.</i>
11.00 – 11.30 AM			(R) V. Narang ; K. Rajgopal, Texas Instruments India. <i>Architectures for Noise Rejection in Level Shifting CMOS Receivers.</i>
11.30 AM – 12.00 PM	(S) A. Oke ; Srinivas Kumar Vooka; R. A. Parekhji, Texas Instruments India. <i>Estimating Fault Coverage of SoCs Using Module Coverage Data.</i>	(R) P. Rajeshwari ; V. L. Prabha , Government College of Technology, Coimbatore; E. Chandra Monie, TPGIT, Vellore. <i>Power Management in Embedded Systems by an Efficient Online Idletime Prediction Scheme.</i>	(S) A.S. Mandal , CEERI Pilani; B. Bhaumik, IIT Delhi. <i>Techniques for Improving the Neural Optimization Method.</i>
12.00 – 12.30 PM	(R) A. Kokrady , Texas Instruments India; R. Mehrotra, NSIT, New Delhi; C.P. Ravikumar, S. Phani Kumar, Texas Instruments India. <i>Estimating Power Dissipation of Embedded Memories.</i>	(R) S.S. Abrar , Philips, India. <i>Novel Source- Independent Characterization Methodology for Embedded Software Energy Estimation.</i>	(S) B. Choudhury , ST Microelectronics, Noida, India. <i>Design for Manufacturability in Analog and Digital Library Development for High Semiconductor Reliability.</i>
	(S) D.Jain , BITS Pilani; S.C. Bose , Chandra Shekhar, CEERI Pilani. <i>Detection and Analysis of Faults of CMOS OP Amp</i>		(S) C. S. Thakur ; N. Bhat, Indian Institute of Science, Bangalore, India. <i>Impact of Gate to Source/ Drain Overlap for Analog CMOS Circuit Application in sub-100nm Technology.</i>
12:30 to 1:30 PM	<i>Lunch</i>		
	Session L8: EDA II Chair: P.R. Panda Venue: Room B		Session P4: Physical Design II Chair: Navakanta Bhat (Venue: Main Auditorium)
1:30 to 1.50 PM	(S) S. Chakraverty , NSIT, New Delhi, India. <i>An Availability Model for Cosynthesis of Real-time System.</i>		(R) D. Sharma , L. Kumath, A. Gupta, IIT Mumbai. <i>High Speed Sigma-Delta Modulators. Invited Talk.</i>
1.50 to 2.20 PM	(R) T.S. Rajesh Kumar , C.P. Ravikumar, R. Govindarajan. <i>Memory Architectures for Multiprocessor Embedded Systems.</i>		(R) A. Mandal ; S. Ramanathan; S. Shrivastava; S. Chandrasekar , Texas Instruments India. <i>Crosstalk Noise Closure in DSM Designs.</i>
2.20 to 2.40 PM	(S) M. Desai , DAIICT, Gujarat, India. <i>Re-configuration in SoC Using Programmable Interconnect.</i>		(S) A. Pandey , ST Microelectronics; B. Bhaumik, IIT Delhi. <i>Automation of Analog Layout Generation and Design: Parameterized Cell Library Approach.</i>
2.40 to 3.00 PM	(S) A.G. Somayaji ; G. Thareja ; G. Kapila; V. Rakhecha, Texas Instruments India. <i>Static Approach for Peak Power Supply Noise Estimation.</i>		
3:00 to	<i>Tea</i>		

3:30 PM	
4.00 to 6.00 PM	<p style="text-align: center;">Session L9 Panel Discussion Moore's Law: At what cost? <i>Has Moore's law reached a point of diminishing returns? What is the impact of the IT recession on VLSI industry? How do we shape the future? How should India position itself at this turning point? These are some of the questions that the panelists will debate.</i></p> <p style="text-align: center;">Coordinator: C.P. Ravikumar Panelists: Mahesh Mehendale <i>Texas Instruments, India</i>, Mahesh Rao <i>Aspirenet Communications</i>, Sandeep Relan <i>Broadcom</i>, Dinesh Sharma <i>IIT Bombay</i></p>

Conference Committee

General Chair: C.P. Ravikumar, Texas Instruments India

Technical Program Committee

Vishwani Agrawal, Rutgers University, USA
J. Balaji, Purple Vision Technologies, India
M. Balakrishnan, IIT Delhi
Narasimha Bhat, Synopsys, Manipal, India
Navakanta Bhat, IISc, Bangalore, India
B. Bhattacharya, ISI Calcutta, India
P. Chakrabarti, Banaras Hindu University
S. Chakradhar, NEC, USA
A.N. Chandorkar, IIT Mumbai, India
Anil Gundurao, Cypress Semiconductors, India
Harishchandra Hebbar, MAHE, Manipal
S. Honnenahalli, Magma Design Automation, USA
S. Karthik, Analog Devices, India
Anshul Kumar, IIT Delhi, India

S. Mahant-Shetti, KARMIC, India
N.S. Murthy, Philips Semiconductors, India
S. Nandi, IIT Guwahati
R. Parekhji, Texas Instruments, India
D. Nagchoudhuri, IIT Delhi, India
S. Ramesh, IIT Mumbai, India
C.P. Ravikumar, Texas Instruments, India
Vineet Sahula, MREC Jaipur
G.H. Sarma, VLSI Society of India
Narendra Shenoy, Synopsys, India
Alok Singh, Virage Logic, India
P. Sridhar, Controlnet, India
S. Srinivasan, IIT Madras, India
V. Visvanathan, Texas Instruments, India

Fellowships Chairs

Harishchandra Hebbar, MCIS, Manipal Academy of Higher Education
G.C. Deepak, Indian Institute of Science, Bangalore, India

Local Arrangements Chair: S. Mahant-Shetti, KARMIC, India

Finance Chair: Navakanta Bhat, Indian Institute of Science, Bangalore

Local Organization Committee

H. Srinivasaiah, Indian Institute of Science
Hemanth KN, Indian Institute of Science
Deepak GC, Indian Institute of Science
Dwarakanath, Indian Institute of Science
Vishal Dalal, Sasken, Bangalore

Website: Yashdeep Mahajani, Controlnet India Pvt Ltd.

Registration Information:

Registration permits you to participate in all the technical sessions and tutorials organized as part of the workshops. Refreshments and lunch will be provided to all registrants at no extra charge. Please send your registration fee through a draft made out to *VLSI Design and Test Workshops, 2003*. **Make the draft payable at Canara Bank, IISc, Bangalore Branch.** The draft must be sent to **Prof. Navakant Bhat, Department of Electronics and Communication Engineering, Indian Institute of Science, Bangalore, 560 012, India.** If you wish to register *on the spot*, drafts and cash payment in Indian rupees are acceptable. We will not be able to accept Foreign Currency or Credit Card payments. The current exchange rate is approximately 1 US dollar = 45 Indian rupees.

Registration Fees Before July 28, 2003

	Indian Participant	Foreign Participant
Academic Institution	Rs. 2000	USD. 50

Non-academic Institution	Rs. 5000	USD. 150
--------------------------	----------	----------

Registration Fees After July 28, 2003

	Indian Participant	Foreign Participant
Academic Institution	Rs. 2500	USD. 75
Non-academic Institution	Rs. 6000	USD. 175

Venue Information: The JN Tata Auditorium is located in the National Science Seminar Complex of the Indian Institute of Science, popularly known as the "Tata Institute." The institute is located close to Yashavantapuram and Malleshwaram. If you are going to take a Taxi or an Autorickshaw, ask the driver to take you to the *Tata Institute*. There is a separate gate to enter the JN Tata Auditorium.

- More information about the Indian Institute of Science is available from <http://iisc.ernet.in>.
- A map of IISc is available from <http://cm.bell-labs.com/cm/cs/who/va/> (Look for Conference Site)
- Some useful websites which provide information on hotels and tourism in Bangalore are:
<http://www.geocities.com/Athens/2960/www.bangalorehotels.net/http://www.virtualbangalore.com/Tou/index.php3>

Weather Information: The weather in Bangalore during August is pleasant (temperatures ranging in 25 degrees to 30 degrees centigrade), with intermittent rain.

Fellowships: A small number of full or partial waivers of registration fee are available for Indian post-graduate students and Indian faculty. Fill out an application form at <http://vlsi-india.net> and send a hard copy of the same duly attested by your Head of the Department with a statement of purpose for attending the workshops before July 1, 2003 to **Prof. Harishchandra Hebbar, Fellowships Chair, VDAT 2003, MCIS, Manipal Academy of Higher Education, Madhav Nagar, Manipal - 576119**. A limited number of rooms in hostels and guesthouses at the Indian Institute of Science are available for fellows. Mr G.C. Deepak (gcdeepak@ece.iisc.ernet.in) will keep the fellows informed about accommodation.

Related Event: International Conference on VLSI Design, New Delhi, 2003: <http://vlsi.ccrl.nj.nec.com/>