

The speakers are expert practicing professionals in the respective areas. More details of the tutorial and biographies of the speakers are available from the VDAT website - http://vlsi-india.org/events/vdat2009/index.html

Please watch updates on VDAT at http://vlsi-india.org/ The idea behind the VLSI Design And Test (VDAT) Symposium is to promote Research and Development on all aspects of VLSI in India. This symposium is a forum for free discussion of hot and emerging topics in VLSI. It provides a meeting place for VLSI professionals working in India and abroad. We have been holding this event since 1998, and the participation in the event has steadily gone up every year. The VLSI Industry in India and academic community working in the area of VLSI has provided immense support to the symposium.

VDAT is sponsored by the VLSI Society of India. Please consult http://vlsi-india.org/vsi/ for more information on goals, activities of the VLSI Society of India. If you wish to become a member of the VLSI Society of India, you can download the form from http://vlsi-india.org/vsi/membership/index.shtml (form is included at the end of this document).


For a larger image of the route map: http://vlsi-india.org/events/vdat2009/route-map.jpg Venue Information:

The venue of the Symposium is the Learning center on the Wipro campus, located in Electronic City. To reach the campus, please travel on Hosur road and enter the Electronic City through Phase I gate.

Participants will have to go through Wipro's Security before entering the campus. Please carry a Government-issued photo-id such as passport or Driver's license. Please wear the security badge when you are in the campus and return it to the security personnel before leaving the campus.

There are several hotels in Bangalore and information on these is available from the Internet. See the location map shown here. The distance to the venue from Railway station is ~20 km and from the Bangalore International Airport, about 50 km. Due to traffic during morning rush hour and evening rush hour, the actual transit time may be significantly high. *Please plan your travel.* Weather in Bangalore during August is pleasant, bordering on chilly, with occasional showers.

Speakers will have facilities such as DLP projector, cordless microphone, and whiteboard.



Tutorial – T1 (Participants restricted to 20)

(Venue: Cranes Software Intl Ltd, # 5, Airport Road, Domlur Layout, Bangalore – 560 071) Open Source Embedded System Development using Beagleboard

Syed Khasim (Texas Instruments India)

With the availability of low-cost platforms, open-source development of embedded systems is becoming possible for individual hobbyprofessionals and start-ups. In this tutorial, we will introduce the participants to the exciting world of open-source development using the Beagleboard as an example. Beagleboard is intended for low-power, high-performance embedded systems development and supports Linux operating system. A growing world-wide community of Beagleboard users collaborate on solving problems and come up with innovative solutions. In this tutorial, we will cover the following topics and provide some hands-on training on the Beagleboard.

- The topics we will cover include:
- Introduction to Open Platforms
- Quick overview of the Beagle Board
- Open Software development tools
- Collaboration tools
- Validating beagle board peripherals with Linux tools on Beagle Board
- Introduction to Open Embedded
  Programming the DSP and ARM cores made easy
- Programming the DSP and ARM cores mad
- Hands-on Training



Syed Mohammed Khasim started his career back in 2001 with Linux devices for Single board computers and TI DSP applications & solutions. In 2004 he joined Texas Instruments as a Linux Consultant through Wipro technologies. After spending last three years (2004 - 07) in TI head quarters (Dallas, Texas USA) as a Linux Consultant and Open Source Facilitator for Wireless software development & strategies, he moved back to India and joined as a Technical Lead for Open Platforms in DSPS / Catalog applications division of TI. In last couple of years, Khasim has pioneered and lead various initiatives in TI to meet the increase in demand for Mobile Linux on TI chipsets and processors. Khasim earned a bachelor's degree in Computer Science & Engg in 2001 from BMS college of Engineering, Bangalore, India.

Tutorials T2, T3 & T4 (Venue: Learning Centre, Wipro Campus, Electronic City, Hosur Road, Bangalore)

### Tutorial – T2 Compact Modeling and PDK's

#### Madabusi Govindarajan, Tamilmani Ethirajan, Abhisek Dixit, and Josef Watts (IBM)

This tutorial covers compact models and their roles and dependencies in a Process Design Kit (PDK). The emphasis throughout will be to understand the circuit consequences of compact models from an intuitive standpoint. We begin by dissecting a PDK and delve into the mutual dependencies of device views, modelcards, layout-versus-schematic (LVS) decks, and parasitic extraction (PEX) decks. We then pick up a "simple" device such as a poly resistor and demonstrate how harmonics and self-heating pose modeling challenges for RF front-end designs. Thereafter we escalate the device and model complexity to cover a variety of active and passive device models, culiminating in PSP models for ultra deep submicron FET's. The roles of as-fit and centered models are analyzed in detail. Special emphasis is placed on FET A.C/Noise models and extraction, including the important role of the layout parametric cell-PEX boundary. Statistical modeling is also covered in detail, including Monte Carlo, fixed/functional corners, and statistical timing analysis.



**Madabusi Govindarajan** received his Bachelor's degree in Electrical Engineering from IIT-Madras in 1988, and the Ph.D degree also in Electrical Engineering from the University of Southern California, Los Angeles, in 1994. At USC he worked on high-speed circuits based on GaAs and InP HBT technologies. From 1994-99 he was a faculty member at the Department of Electrical Engineering, IIT-Bombay, where he became an Associate Professor. At IIT-B Govindarajan taught courses in analog circuits and electromagnetism, and pursued research projects in high-speed systems. From 1999-2002 he worked in the San Francisco Bay Area at LuxN, an innovative start-up in the metropolitan optical networking area. From 2002-05 he was with Scintera, a fabless Bay Area start-up that developed a path-breaking line of 10 Gbps electronic dispersion compensation IC's in standard CMOS. From 2005-2007 Govindarajan was with Signalguru, a Bangalore-based consultancy in high-speed test &

measurement. In 2007 he joined IBM's Semiconductor R&D Center (SRDC) in Bangalore, where he is with the design enablement group, focusing on compact modeling of RF derivative processes. Govindarajan's technical interests are in high-speed/RF devices and circuits.

#### Tutorial – T3

#### Part-I: Test Cost Reduction Techniques, Current Practices, Challenges and Impact Sarveswara Tammali\* (Texas Instruments India)

Test cost is becoming increasingly significant percentage of COB (Cost of Build) in current SoCs (System-on-a-Chip), accentuated by the need of more testing required in shrinking technology nodes. This is even critical in low cost markets like consumer devices. Test quality, which is measured in defective parts per million (DPPM) is becoming aggressive in growing competitive market. So, it is often delicate trade-off that is required to plan test cost strategy given test quality requirements and vice-versa. Strategy includes DFT architecture, target ATE and multi-site configuration and test flow strategy. There are well known DFT techniques namely parallel test, scan compression, built-in-self-test (BIST), which are key techniques in the low cost strategy. Current practices of multi-site test, concurrent tests, scan compression and BIST are discussed. Challenges and impact of these techniques are discussed in detail in this tutorial. The tutorial also talks about some miscellaneous test cost reduction techniques that involve reduction of IDDQ stops and scan pattern optimization. Another important strategy for test cost reduction approach is to use low cost ATE (Automated Test Equipment) as a target tester for SoC. Some of common limitations of low cost ATE are frequency of interaction with DUT, accuracy of stimuli application and output strobe and limited number of tester resources. DFT and test pin muxing, timing closure needs to comprehend limitations of low cost ATE right from design start to be able to successfully utilize low cost ATE for most of tests if not all of manufacturing tests. Key challenges for product engineering team from multi-site point of view are power supply grouping, site-to-site variation, power supply noise and external components on board. In the last section, test cost reduction strategy is discussed.



**Sarveswara Tammali**, IEEE member, obtained an M.Tech in *VLSI Design Tools and Technology* from IIT Delhi (2001) and joined Texas Instruments India, where he has been responsible for DFT architecture, implementation and support for ramp for several multi-million System-on-a-Chip designs. He has presented several papers in both internal and external international conferences on topics related to Scan Compression, Test Cost Reduction and Failure Analysis. Currently he is actively involved in Test Cost Reduction process. He is also DFT lead for the SOC that has achieved lowest test cost (% of COB) at Texas Instruments and has won best RTP'ed device award with lowest test cost. He has earned his bachelor's degree in ECE from JNTU College of Engineering, Anantapur, Andhra Pradesh.

#### Tutorial – T3

#### Part-II: Test Power Reduction Techniques: Current Practices, Challenges and Impact C.P. Ravikumar and V.R. Devanathan (Texas Instruments India)

In this part of the tutorial, the speakers will focus on test power reduction. Test power is important from the viewpoint of preventing packaging decisions, device reliability and test effectiveness. The speakers will cover some of the recent techniques for test power reduction, such as hierarchical techniques for power reduction, glitch power reduction, and low-voltage scan shift technique.



**C.P. Ravikumar** is a senior technologist at TI India. He is also the secretary of the VLSI Society of India since 2003. More details about him can be found at http://cpravikumar.tripod.com/



**V.R. Devanathan** obtained his B.E. from GCT, Coimbatore, M.Tech. (Computer Science) from IIT Madras, and Ph.D. (Computer Science) from IIT Madras. He has more than six years of industry experience. He is presently with Texas Instruments working on Design for Test related problems for the past five years. He has published papers in the area of Low-Power Testing in leading IEEE conferences and journals. His Ph.D. thesis won the *best thesis* award at the IEEE VLSI Test Symposium, 2008.

# Tutorial – T4

### Part-I: Telemedicine Poornima Mohanachandran (i2i Technologies)

This tutorial will begin by addressing the question of how the medical profession can benefit from technology, in particular, VLSI technology. The tutorial will provide a perspective on the new developments in the area of Tele-Medicine. The tutorial will bring out research & development opportunities and challenges for Indian academia and industry. As an illustration, the topic of medical image compression will be considered and a demonstration will be given of the software developed by an Indian R&D house.



**Poornima Mohanachandran** has held many executive level management responsibilities at Texas Instruments. She was GM of product development for high performance data converters at Texas Instruments and most recently Director of Business Development for Medical Business at TI. Here she was working with TI customers and medical industry on new opportunities for semiconductor devices in Medical Applications. She has 20 years of industry experience covering all aspects of product development and business development. Presently she is with i2iTeleSolutions a company focused on telemedicine solutions. At i2i she is responsible for strategy and development of telemedicine solutions.

#### Part-II: Assistive Devices for the Visually Impaired *M Balakrishnan*\* (*IIT Delhi*)

In the last three years, an inter-disciplinary group working in the area of embedded systems has been formed at IIT Delhi. The focus of the group has primarily been to design innovative devices for assisting visually impaired persons. In this period we have now worked on four projects that are listed below.

- 1. Smart Cane
- 2. Bus identification system
- 3. Braille tutor
- 4. Disha: Indoor navigation system
- The projects have reached various stages of completion including prototyping and have resulted in one technology transfer done to a company and the second ready for technology transfer. The tutorial would focus on two aspects:
- Technical details and achievements of the four projects and
- A successful model for involving undergraduate students in embedded systems design activity
  - The tutorial would be accompanied by demonstration of prototypes of these projects. Visit for details http://embedded.cse.iitd.ac.in/assistech



**M** Balakrishnan is a professor in the Computer Science Department, IIT Delhi. His research areas include Embedded Systems, CAD for VLSI and Computer Architecture.

Rooms: Flint: Ground Floor; Quest: 2<sup>nd</sup> Floor; Amethyst: Ground Floor

08.00 AM - 09.00 AM	rinai riogram f	or July 9, 2009 (Thursday) Registration and Breakfast			
09.00 AM - 09.30 AM		Inauguration			
09.00 AIVI - 09.30 AIVI		Venue: Room - Flint			
09.30 AM - 11.00 AM	Session 2A-1: Keynote Talk-1 From emerging to emerged economy: Need for a Technology Infrastructure in India Speaker: Dr. Biswadip (Bobby) Mitra (President and MD, Texas Instruments India) Keynote Talk-2 Embedded Systems: Growing complexity and augmented role of software Speaker: V.R.Venkatesh (Sr. Vice President - Product Engineering Services, Wipro Technologies) Chair: TBA				
11.00 AM - 11.30 AM		Venue: Room - Flint Tea Break			
11.30 AM - 12.30 PM	Session 2A-3 Analog VLSI Design - 1 Chair: K. Radhakrishna Rao (Tl India) Venue: Room - Flint A 1.8mW, 320MHz Sigma Delta ADC for Wireless Applications Harish Chandrababu* (IISc Bangalore), and Jamadagni H.S. (CEDT, IISc Bangalore) 108 Regular Paper Clock-free Leakage-feedback Gate MTCMOS Flip-flop with a Centralized Sleep switch	Session 2B-3 VLSI in Communication - 1 Chair: Prasad Modali (Intel) Venue: Room - Quest VLSI Implementation of Motion Vector Recovery Algorithms for H.264 based Video Codecs Kavish Seth*, Muralidhar Komisetty, Vamshi Anand, Veezhinathan Kamakoti, and S Srinivasan (IIT Madras) 19 Regular Paper High Speed Leading One Bit Detection based New Scaling Free CORDIC Algorithm	Session 2C-3 Low Power Chair: Vishwani Agrawal (Auburn University) Venue: Room - Amethyst Low-Power Adiabatic Flip-flops and Sequential Circuits using ACPL Sreenu D*, Ashok Saxena, and Sude Dasgupta (IIT Roorkee) 21 Regular Paper A Novel Low Power and High Read Stability SRAM Cell Sivamangai N.M *, Saravanan P, and		
	Rahul Singh* (IT-BHU, Varanasi)         34 Regular Paper         CMOS Analog ASIC Design of         Inverse Delayed Function Model         of a Neuron for ANN         Niteen Futane, Shubhajit Roy         Chowdhury* (Jadavpur University),         Chirasree Roychoudhuri (BESU,         Shibpur), and Hiranmay Saha         (Jadavpur University)         30 Regular Paper	Supriya Aggarwal*, Kavita Khare, and Nilay Khare (MANIT) 8 Regular Paper Mixed-Clock Interconnect FIFO Design Rakesh Yarlagadda*, Jalapally Karthik, and Hemangee Kapoor (IIT Guwahati) 56 Regular Paper			
12.30 PM - 01.30 PM		Lunch			
	Session 2A-5 Verification Chair: N.S.Murty (NXP) Relevance of Gate Level Simulations in Today's SoC Verification Vishal Dalal* (SASKEN Communication Technologies Ltd) 42 Short Tutorial Reduced Verification Effort for Low power SoC by using Right Integration, Simulation and QC	Session 2B-5 VLSI in Communication - 2 Chair: S.C.Bose (CEERI Pilani) Performance Evaluation of an Efficient Boolean Function Generator for Cryptographic Applications Debdeep Mukhopadhyay (IIT Kharagpur), and Ankur Sharma* (IIT Madras) 122 Regular Paper Design and Analysis of Low Power Viterbi Decoder for CDMA System	Session 2C-5 VLSI in Biomedical-1 Chair: Dinesh Sharma (IIT B) FPGA based Fuzzy Processing System for Advance Detection of Obstructive and Restrictive Pulmonary Disorders Shubhajit Roy Chowdhury*, and Hiranmay Saha (Jadavpur University) 3 Regular Paper An Embedded Solution of 2-D Fast Affine Transform for Biomedical Imaging Systems		
01.30 PM - 03.00 PM	Strategy Mayank Jindal*, Gokulakrishnan Manoharan, Sarveswara Tammali, and Ayon Dey (Texas Instruments India) 95 Regular Paper Addressing Via Density in UDSM Technologies using a Flexible Correct-by-Construction Approach Dibyendu Goswami*, Swami Gangadharan, and Albert Holguin (Intel) 35 Regular Paper Virtual Platform for System Integration and Functional Test	Ketki Joshi*, Anand Darji, and Upena Dalal (SVNIT,Surat) Short Paper 58 Design of Multiple Output, Field Programmable CMOS Voltage Reference using Floating Gate Transistors Arsh Josan*, Karan Kumar, and Chota Markan (Dayalbagh Educational Institute, Agra, UP) 118 Regular Paper	Pradyut Biswal*, and Swapna Banerjee (IIT Kharagpur) 51 Regular Paper Process, Temperature, Voltage (PTV) & Load Compensation for IOs Vikas Narang* (Texas Instruments) Nitin Chandrachoodan (IIT Madras, Chennai), and Vinod Menezes (Texas Instruments) 104 Regular Paper Ultra Low Power Digital to Analog Converter		
	Integration and Functional Test Praveen Kumar* (NXP Semiconductors India Pvt Ltd) 6 Short Tutorial		Converter Raj Dua*, Sumeet Tiwana, and Anu Gupta (BITS-Pilani) Short Paper 65		

July 9 Continued

# Home | Tutorials 1-3 | Tutorials 3-4 | July 9 Morning | July 10 | Committee | Registration | VSI Membership

July 9 Continued

03.00 PM - 03.15 PM		Tea Break	
03.15 PM - 04.30 PM	Modera	Session 2A-6: Panel Discussion and Development in VLSI/Embedded ator: C.P. Ravikumar, Texas Instrumer (GM, Wipro Technologies), M.Balakrist Semiconductors) Venue: Room - Flint	nts India
04.30 PM - 04.45 PM		Break	
	Session 2A-7 Analog VLSI Design - 2 Chair: Swapna Banerjee (IIT KGP) Venue: Room - Flint Impact of Process Variability on 28nm Analog CMOS Performance Ajayan K. R*, and Navakanta Bhat (IISc, Bangalore) Short Paper 57	Session 2B-7 Digital VLSI Design Chair: G.S.Visveswaran (IIT D) Venue: Room - Quest An Alternate Approach to Enhance Parallel Decimal Multiplier Performance Rekha James*, K. Poulose Jacob (CUSAT, Cochi, Kerala), and Sreela Sasi (Gannon University) 4 Regular Paper	Session 2C-7 VLSI in Biomedical-2 Chair: Shyam Vasudev (Philips) Venue: Room - Amethyst EEG-based Driving Fatigue Estimation using Discrete Wavelet Transform Sangeeta Panigrahy* (KITS, Warangal) Short Paper 116
04.45 PM - 05.45 PM	A High Performance Reference Circuit using Low Input Offset Operational Amplifier Anil Saini, and Kapil Kumar Rajput* (CEERI) Short Paper 16	An Algorithm for High speed, Low power Implementation of Modular Multiplier Raju Lampande*, Chandrashekhar Kukade, Raghvendra D Deshmukh, and Rajendra Patrikar (Visveswaraya National Institute Of Technology, Nagpur) Short Paper 99	Analysis of Single Event Upset for Biomedical Applications Surendra Rathod*, Ashok Saxena and Sudeb Dasgupta (IIT Roorkee, Short Paper 44
	A 1.2-V 5.3–7.3GHz Wideband Quadrature LC Voltage Controlled Oscillator Mohit Garg, <b>M Sultan M Siddiqui</b> , and B Bhaumik (IIT Delhi) 78 Short Paper	Hardware Implementation of Dighting Module for using it in a Digital Camera Chip Gaurav Agarwal*, Amit Singhal, Anu Gupta, and Prayush Kumar (BITS Pilani) Short Paper 67	Weak Inversion based Low Powe Low Noise Sixth order gm-C Filte at 1V for ECG Application with 180nm Technology Anurag Zope*, Waman Khokle, Raghvendra D. Deshmukh, and Rajendra Patrikar (Visveswaraya National Institute Of Technology) Short Paper 87
		nd of Day-2	Switch Error and Total Harmonic Distortion Improvement Technique in SHA Rohit Yadav* (BITS,Pilani) Short Paper 22

July 10

	Final Program for J	uly 10, 2009 (Friday) - Day-3					
08.00 AM - 09.30 AM 09.30 AM - 10.30 AM	Need for Energy Effi	Registration and Breakfast Session 3A-1: Keynote Talk-3 ciency and Smart grids: Role of Semi Sunit Tyagi, CEO, InSolare Energy Pr Chair: TBA					
	Venue: Room - Flint						
10.30 AM - 11.00 AM		Tea Break					
	Session 3A-2 Verification Chair: Vineet Sahula (MNIT Jaipur) Venue: Room - Flint	Session 3B-2 Discussion Meeting with Faculty Chair: C.P.Ravikumar (TI India) Venue: Room - Quest	Session 3C-2 VLSI Test - 1 Chair: Virendra Singh (IISc Bangalore) Venue: Room - Amethyst				
11.00 AM - 12.00 PM	VMM Methodology Template Code Generator Lakshman Easwaran*, Vasantha Kumar, Siva Shankar Kuppam, and Ranjith OJ (MindTree Ltd) 11 Short Tutorial A Strategy and Framework for Processor Verification Asheesh Shah* (King Saud University, Saudi Arabia), Ashwani Ramani (Devi Ahilya Vishwavidhyalaya, Indore), AbdulAziz Mazyad, and Hamid Elsemary (King Saud University, Saudi Arabia) 112 Short Tutorial	VLSI Society of India will host a meeting of faculty and industry professionals to discuss curriculum related issues	Bounds on Defect Level and Fau Coverage in Linear Analog Circu Testing Suraj Sindia*, Virendra Singh (IISC Bangalore), and Vishwani Agrawal (Auburn University, Alabama, USA, 110 Regular Paper A Novel Test Method for Fault Detection in RF Circuits Saravanan P*, Brinda Subburaj, and Kalpana Shekar (PSG College of Technology) 9 Regular Paper				
	Simulation-less Point-to-Point Connectivity Checks for SoC Environment Venkatasreekanth Prudvi, Jayashri A B, Adwait M, Sahasrabuddhe Rajesh A Rao, Sandeep Niranjan Tippannanavar (IBM) 130 Shoft Tutorial		Prime Numbers are High Coverage Test Vectors! Vasanthkumar Ramesh*, Akanksha Jain, Veezhinathan Kamakoti (IIT Madras), and Vivekananda Vedula (Intel Technology Pvt Ltd) 74 Regular Paper				
12.00 PM - 01.00 PM		Lunch					
	Session 3C-4 FPGA	Session 3A-4	Session 3B-4				
	Chair: V.Kamakoti (IIT Madras) Venue: Room - Flint A High Performance Implementation of LU Decomposition on FPGA Manish Kumar Jaiswal*, and Nitin Chandrachoodan (IIT Madras, Chennai) Short Paper 91	Research Scholar Forum Chair: C.P.Ravikumar (Tl India) Venue: Room - Quest FPGA Implementation of Visible Watermarking Processor Hitendra Gupta (LNMIIT), and Kamlesh Sharma (MNIT)	Low Power Design and Test Chair: Jais Abraham (AMD) Venue: Room - Amethyst Capture Power Reduction for Modular System-on-Chip Test Jaynarayan Tudu* (IISc, Bangalore), Erik Larsson (Linkopin University), Virendra Singh (IISc, Bangalore), and Adit Singh (Auburn University) 120 Regular Paper				
01.00 PM - 02.00 PM	Venue: Room - Flint A High Performance Implementation of LU Decomposition on FPGA Manish Kumar Jaiswal*, and Nitin Chandrachoodan (IIT Madras, Chennai)	Chair: C.P.Ravikumar (TI India) Venue: Room - Quest FPGA Implementation of Visible Watermarking Processor Hitendra Gupta (LNMIIT), and	Chair: Jais Abraham (AMD) Venue: Room - Amethyst Capture Power Reduction for Modular System-on-Chip Test Jaynarayan Tudu* (IISc, Bangalore), Erik Larsson (Linkopir University), Virendra Singh (IISc, Bangalore), and Adit Singh (Aubur University)				

July 10 Continued

# July 10 Continued

	Session 3C-5 Design Automation Chair: C.P.Ravikumar (TI India) Venue: Room - Flint	Research Scholar Forum Continued	Session 3B-5 VLSI Test - 2 Chair: Adit Singh (Auburn Univ.) Venue: Room - Amethyst
	How to Accommodate Design Changes using Standard Cell Library Radhika V. Guttal, Harish Venkatesh, and Akhtar W. Alam (ARM Embedded Technologies) Invited talk		BIST / Test-Decompressor Design using Combinational Test Spectrum Nitin Yogi, and Vishwani Agrawal* (Auburn University) 82 Regular Paper
	Uniform Thermal Distributions in Placement of Standard Cells and Gate Arrays: Algorithms and Results Prasun Ghosal*, Hafizur Rahaman (Bengal Engineering & Science University), and Partha Dasgupta (IIM Calcutta) Short Paper 72		Synthesis of Analog Inputs for Testing of Digital Modules in Mixed Signal VLSI Circuits Chiranjeevi Yarra* (IIT, Kharagpur), Santosh Biswas (IIT, Guwahati), and Siddarth Mukhopadhyay (IIT, Kharagpur) 63 Short Paper
	Surface Potential Based Current Modeling of Thin Silicon Channel Double and Tri-Gate SOI FinFETs Robin Prakash*, Rohit Yadav (BITS, Pilani), and Subhash Bose (Central Electronics Engineering Research Institute, Pilani) 20 Short Paper		Performance Evaluation of Mesh- of-Tree Based Network-on-Chip Using Wormhole Router with Poisson Distributed Traffic Santanu Kundu (IIT Kharagpur), Radha Purnima Dasari * (Texas Instruments, Bangalore), Kanchan Manna, and Santanu Chattopadhyay (IIT Kharagpur) Short Paper 61
	Simulation of Improved Dynamic Response in Active Power Factor Correction Converters <i>Matada Mahesh*</i> , and Anup Kumar Panda (NIT Rourkela) Short Paper 77		
03.45 PM - 04.45 PM		Session 3A-6 Valedictory Chair: Venue: Room - Flint	

#### VDAT2009 Symposium Committee

#### **General Chair:**

**C.P. Ravikumar**, Texas Instruments India ravikumar@vlsi-india.org

#### **Technical Program Committee**

Jais Abraham, AMD Vishwani Agrawal, Auburn Univ - USA Sivakumar B., Wipro Technologies M. Balakrishnan, IIT Delhi Swapna Banerjee, IIT Kharagpur Ansuman Banerjee, Interra Systems Shabbir Batterywala, Synopsys India Navakanta Bhat, IISc - Bangalore Sambuddha Bhattacharya, Synopsys Nitin Chandrachoodan, IIT Madras Varadarajan Devanathan, TI India Gautam Doshi, Intel Corp. Madabusi Govindarajan, IBM Raj Jain, CEERI Pilani V Kamakoti, IIT Madras Anshul Kumar, IIT Delhi Vinod Menezes, TI India Prasad Modali, Intel Corp. N.S. Murty, NXP Semiconductors Nagi Naganathan, LSI Logic Preeti Ranjan Panda, IIT Delhi Amit Patra, IIT Kharagpur Kolin Paul. IIT Delhi Subramanian Rajagopalan, Synopsys V. Ramgopal Rao, IIT Bombay K. Radhakrishna Rao, Texas Inst. India C.P. Ravikumar. Texas Inst. India Vineet Sahula, MREC Jaipur Dinesh Sharma, IIT Bombay Virendra Singh, IISc - Bangalore S. Srinivasan, IIT Madras H.C. Srinivasiah, EPCET Bangalore Susmita Sur-Kolay, ISI Calcutta Pradip Thaker, Analog Devices Jayanth Thyamagundalam, ARM Vinita Vasudevan, IIT Madras G.S. Visweswaran, IIT Delhi Xiaoqing Wen, Kyushu Inst of Tech

#### **Local Organization Chairs**

A. Vasudevan, Wipro Technologies Santhosh Madathil, Wipro Technologies vdat-local@vlsi-india.org

#### Finance Chair

S.R.Gopal Naidu, Texas Instruments India vsiaccount@vlsi-india.org

#### Registration

Queries must be sent to vdat@vlsi-india.org, with a copy to vsiaccount@vlsi-india.org

Correspondence address for sending Registration and for mailing sponsorship cheques:

#### Mr. S.R. Gopal Naidu

Treasurer, VLSI Society of India Finance Chair (VDAT 2009) Texas Instruments (India) Pvt Ltd Bagmane Tech Park, Opp. LRDE C.V.Raman Nagar, Bangalore – 560 093 Ph: 080 - 2509 9363 Fax: 91 - 080 - 2509 9717 vsiaccount@vlsi-india.org

#### **Registration Information:**

- Registration permits you to participate in all the Technical sessions and Tutorials organized as part of the Symposium, and includes refreshments and lunch on all days.
- Tutorials and Symposium needs separate registration. A common payment for both is preferred. If applying separately, please repeat the regn process for each.
- Please send your registration fee through a draft made out to VDAT Symposium 2009, payable at Bangalore. Follow the before/ after deadline rate. If the DD is made out on or before the deadline, and reaches us slightly late, it would be considered as before-deadline.
- The draft must be sent to Mr.Gopal Naidu, Finance Chair (VDAT 2009), Texas Instruments India, Bagmane Tech Park, C.V. Raman Nagar, Bangalore 560093.
- If you wish to register *on the spot*, drafts and cash payment in Indian rupees are acceptable. We will not be able to accept Credit Card payments.
- The current exchange rate is approximately 1 US dollar = 50 Indian rupees.
- Even those of you who plan to register on the spot are requested to communicate your desire to attend VDAT 2009 through online form. Details of vehicle registration number (if any) and laptop number (if any) should be sent to vdatlocal@vlsi-india.org with a copy to vdat@vlsi-india.org. Without this, you may face difficulties during registration.
- If you are registering for a tutorial, indicate the first and second preference of the tutorial. There are limited seats in each tutorial. If we cannot register you in the tutorial of your choice, we will refund the amount.
- A processing fee of Rs 500/- will be applied against all cancellations.
- Bulk Registration: We will offer one complimentary registration for every five
  registrations received from the same organization. All the six names should be
  registered with full information quoting the same DD details. Authors of accepted
  papers may also be included.
- Visit http://vlsi-india.org/events/vdat2009/accommodation.html for details on Accommodation and travel.

#### Members of VLSI Society of India or IEEE get discounted rates Tutorial Registration Amount (July 8, 2009)

	Before Jur	ne 22, 2009	After Jun 22, 2009		
Category	Member	Non-member	Member	Non-member	
Students Faculty Members and	Rs 1000/-	Rs 1250/-	Rs 1250/-	Rs 1500/-	
Government R&D	Rs 1000/-	Rs 1250/-	Rs 1250/-	Rs. 1500/-	
Indian Industry Participants	Rs 2000/-	Rs. 2500/-	Rs 2500/-	Rs 3000/-	
Foreign Participants	USD 50	USD 75	USD 75	USD 100	

#### Symposium Registration Amount (July 9-10, 2009)

	Before Jun	e 22, 2009	After Jun 22, 2009		
Category	Member	Non-member	Member	Non- Member	
Students Faculty Members and	Rs 1000/-	Rs 1500/-	Rs. 1500/-	Rs 2000/-	
Government R&D	Rs 2000/-	Rs 2500/-	Rs. 2500/-	Rs. 3000/-	
Indian Industry Participants	Rs 4000/-	Rs 4500/-	Rs. 4500/-	Rs. 5000/-	
Foreign Participants	USD 75	USD 100	USD 100	USD 150	

Please carry the following with you:

- Government-issued ID card such as passport/Driver's license
- ✓ Student ID card (for student participants)
- You will be required to provide your contact phone number and address at the security booth.

Entry for VDAT is from Gate 10 of Wipro Campus, EC Phase 4. Please send a mail to vdat-local@vlsi-india.org (with a copy to vdat@vlsi-india.org) and inform your vehicle's registration number and Laptop number if you will come in your private vehicle and/or bring your laptop.


## History of VDAT:

Event Title	Venue	Date	Participants
1 <sup>st</sup> VDAT	Chennai	January 7, 1998	30
2 <sup>nd</sup> VDAT	New Delhi	August 6-7, 1998	70
3 <sup>rd</sup> VDAT	New Delhi	August 20-21, 1999	120
4 <sup>th</sup> VDAT	New Delhi	August 25-26, 2000	150
5 <sup>th</sup> VDAT	Bangalore	August 16-18, 2001	220
6 <sup>th</sup> VDAT	Bangalore	August 29-31, 2002	300
7 <sup>th</sup> VDAT	Bangalore	August 28-30, 2003	300
8 <sup>th</sup> VDAT	Mysore	August 26-28, 2004	250
9 <sup>th</sup> VDAT	Bangalore	August 10-13, 2005	350
10 <sup>n</sup> VDAT	Goa	August 9-12, 2006	250
11 <sup>th</sup> VDAT	Kolkata	August 8-11, 2007	250
12 <sup>th</sup> VDAT	Bangalore	July 23-26, 2008	200



# 13<sup>th</sup> IEEE/VSI VLSI Design and Test Symposium

VDAT 2009 July 8-10, 2009



Venue: Learning Center, Wipro Campus, Electronic City, Bangalore, India Website: http://vlsi-india.org



# **REGISTRATION FORM**

Name of the par	ticipant:	(Please u	use block l	letters.)						
	Stude			_		Student	ID/ Reg	ister No:		
		Member	Non-m	nember 🗌		VSI/ IEE	E Memb	ership No:		
Category	India		demia/ Government R&D			VSI/ IFF	F Memb	ership No:		
(Tick appropriate)	( appropriate) Memb			nember 🛄				ership No:		
	mula			nember 🗌		VSI/ IEE		ersnip No.		
	Foreig	gn Partici	pant							
	Desig	nation								
Address for	Colleg	ge/ Comp	any Nam	e						
Address for Correspondence	Perm	anent add	dress:							
•										
E-mail (Compulso										
	<u>,</u>			-						
Choice of tutoria		Т2 🛄 Т3				Telepho				
Deverent Details		owards Tu				DD I	Number			
Payment Details	s Iowa	rds Sympo Total Am					Dated			
		TOTAL AM	ount				Bank			
		Which da	iw uov ob zvi	ish to attend?	(Tick appropr	iate)				
T1 only	T3 only			ish to attend?	(Tick appropr	iate)				
T1 only T2 only	•	T4 only	Symposiu	m only		iate)				Signature
Symposium + T1	Symposium	T4 only	Symposiun + T							Signature
Symposium + T1	Symposium	T4 only	Symposium nposium + T	m only 3 Sympos				Registration A		
Symposium + T1	Symposium	T4 only + T2 Syn + T2 Syn gistration Am	Symposium nposium + T	m only 3 Sympos 3 Sympos un 22, 2009				June 22, 2009		ın 22, 2009
Symposium + T1	Symposium	T4 only	Symposium nposium + T	m only 3 Sympos				· ·		
Symposium + T1 S Category Students	Symposium Tutorial Reg Before Ju	T4 only + T2 Syn sistration Am une 22, 2009 Non-	Symposiun nposium + T nount After Ju	m only 3 Sympos un 22, 2009 Non-	ium + T4	Syr	Before	June 22, 2009 Non-	After Ju	un 22, 2009 Non-
Symposium + T1 S	Symposium Tutorial Reg Before Ju Member	T4 only + T2 Syn gistration Am une 22, 2009 Non- member	Symposiu nposium + T nount After Ju Member	m only 3 Sympos un 22, 2009 Non- member	ium + T4	Syr embers and	Before Member	June 22, 2009 Non- member	After Ju Member	ın 22, 2009 Non- Member
Symposium + T1 S Category Students Faculty Members and Government R&D Indian Industry	Symposium <b>utorial Reg</b> <b>Before Ju</b> Member Rs. 1000 Rs. 1000	T4 only + T2 Syn sistration Am une 22, 2009 Non- member Rs 1250 Rs 1250	Symposium nposium + T hount After Ju Member Rs. 1250 Rs. 1250	m only 3 Sympos un 22, 2009 Non- member Rs 1500 Rs. 1500	ium + T4	Syr embers and ent R&D ustry	Before Member Rs 1000 Rs 2000	June 22, 2009 Non- member Rs. 1500 Rs. 2500	After Ju Member Rs. 1500 Rs. 2500	un 22, 2009 Non- Member Rs. 2000 Rs. 3000
Symposium + T1 S Category Students Faculty Members and Government R&D Indian Industry Participants	Symposium <b>utorial Reg</b> <b>Before Ju</b> Member Rs. 1000 Rs. 1000 Rs. 2000	T4 only + + T2 Syn gistration Am une 22, 2009 Non- member Rs 1250 Rs 1250 Rs. 2500	Symposiu nposium + T ount After Ju Member Rs. 1250 Rs. 1250 Rs. 2500	m only 3 Sympos 3 Sympos Non- member Rs 1500 Rs. 1500 Rs 3000	ium + T4	Syr embers and ent R&D ustry ts	Before Member Rs 1000 Rs 2000 Rs 4000	June 22, 2009 Non- member Rs. 1500 Rs. 2500 Rs. 4500	After Ju Member Rs. 1500 Rs. 2500 Rs. 4500	In 22, 2009 Non- Member Rs. 2000 Rs. 3000 Rs. 5000
Symposium + T1 s Symposium + T1 s S Category Students Faculty Members and Government R&D Indian Industry Participants Foreign Participants	Symposium utorial Reg Before Ju Member Rs. 1000 Rs. 1000 Rs. 2000 USD 50	T4 only + + T2 Syn sistration Am une 22, 2009 Non- member Rs 1250 Rs 1250 Rs 1250 Rs. 2500 USD 75	Symposiu nposium + T After Ju Member Rs. 1250 Rs. 1250 Rs. 2500 USD 75	m only 3 Sympos 3 Sympos Non- member Rs 1500 Rs. 1500 Rs 3000 USD 100	ium + T4	Syr embers and ent R&D ustry ts	Before Member Rs 1000 Rs 2000	June 22, 2009 Non- member Rs. 1500 Rs. 2500	After Ju Member Rs. 1500 Rs. 2500 Rs. 4500	un 22, 2009 Non- Member Rs. 2000 Rs. 3000
Symposium + T1 S Category Students Faculty Members and Government R&D Indian Industry Participants Foreign Participants Member indicates Mail the completed reg	Symposium utorial Reg Before Ju Member Rs. 1000 Rs. 1000 Rs. 2000 USD 50 S VLSI Socie istration forr	T4 only         + T2       Syn         gistration Am         une 22, 2009         Non-member         Rs 1250         Rs 1250         Rs. 2500         USD 75         ety of India or	Symposiu           nposium + T           After Ju           Member           Rs. 1250           Rs. 1250           Rs. 2500           USD 75           IEEE member           • The I	m only 3 Sympos 3 Sympos Non- member Rs 1500 Rs. 1500 Rs. 3000 USD 100 ver DD to be made	ium + T4	Syr embers and ent R&D ustry ts articipants Symposiun	Before 4 Member Rs 1000 Rs 2000 Rs 4000 USD 75	June 22, 2009 Non- member Rs. 1500 Rs. 2500 Rs. 4500 USD 100 yable at Banga	After Ju           Member           Rs. 1500           Rs. 2500           Rs. 4500           USD 100	<b>In 22, 2009</b> <b>Non-</b> <b>Member</b> Rs. 2000 Rs. 3000 Rs. 5000 USD 150 On the rear
Symposium + T1 S Category Students Faculty Members and Government R&D Indian Industry Participants Foreign Participants Member indicates Mail the completed reg DD to the following add	Symposium utorial Reg Before Ju Member Rs. 1000 Rs. 1000 Rs. 2000 USD 50 S VLSI Socie istration forr	T4 only         + T2       Syn         gistration Am         une 22, 2009         Non-member         Rs 1250         Rs 1250         Rs. 2500         USD 75         ety of India or	Symposium nposium + T After Ju Member Rs. 1250 Rs. 1250 Rs. 2500 USD 75 IEEE memb • The I side of	m only 3 Sympos 3 Sympos Non- member Rs 1500 Rs. 1500 Rs. 3000 USD 100 ver DD to be made of DD, please v	ium + T4	Syr embers and ent R&D ustry ts articipants Symposiun s VDAT2009	Before           Member           Rs 1000           Rs 2000           Rs 4000           USD 75           n 2009" pa (Symposiu	June 22, 2009 Non- member Rs. 1500 Rs. 2500 Rs. 4500 USD 100 yable at <b>Banga</b> m/Tutorial/Sym	After Ju Member Rs. 1500 Rs. 2500 Rs. 4500 USD 100	<b>In 22, 2009</b> <b>Non-</b> <b>Member</b> Rs. 2000 Rs. 3000 Rs. 5000 USD 150 On the rear torial).
Symposium + T1 S Category Students Faculty Members and Government R&D Indian Industry Participants Foreign Participants Member indicates Mail the completed reg DD to the following add Mr. Gopal Naidu Treasurer, VLSI Sou	Symposium <b>utorial Reg</b> <b>Before Ju</b> <b>Member</b> Rs. 1000 Rs. 1000 Rs. 2000 USD 50 SVLSI Socie istration forr dress: <b>ciety of Ind</b>	T4 only + + T2 Syn sistration Am une 22, 2009 Non- member Rs 1250 Rs 1250 Rs 1250 Rs. 2500 USD 75 ety of India or m and	Symposium nposium + T After Ju Member Rs. 1250 Rs. 1250 Rs. 2500 USD 75 IEEE memb • The I side of	m only 3 Sympos 3 Sympos Non- member Rs 1500 Rs. 1500 Rs. 3000 USD 100 ver DD to be made of DD, please v DD and form to	ium + T4	Syr embers and ent R&D ustry ts articipants Symposiun s VDAT2009	Before           Member           Rs 1000           Rs 2000           Rs 4000           USD 75           n 2009" pa (Symposiu	June 22, 2009 Non- member Rs. 1500 Rs. 2500 Rs. 4500 USD 100 yable at Banga	After Ju Member Rs. 1500 Rs. 2500 Rs. 4500 USD 100	<b>In 22, 2009</b> <b>Non-</b> <b>Member</b> Rs. 2000 Rs. 3000 Rs. 5000 USD 150 On the rear torial).
Symposium + T1 S Category Students Faculty Members and Government R&D Indian Industry Participants Foreign Participants Member indicates Mail the completed reg DD to the following add Mr. Gopal Naidu Treasurer, VLSI Soo Finance Department	Symposium <b>utorial Reg</b> <b>Before Ju</b> Member Rs. 1000 Rs. 1000 Rs. 2000 USD 50 S VLSI Socie istration forr dress: ciety of Ind	T4 only + + T2 Syn sistration Am une 22, 2009 Non- member Rs 1250 Rs 1250 Rs 1250 Rs. 2500 USD 75 ety of India or m and ia	Symposiu nposium + T Nount After Ju Member Rs. 1250 Rs. 1250 Rs. 2500 USD 75 IEEE memb • The I side o • The I + Content of the side of th	m only 3 Sympos 3 Sympos Non- member Rs 1500 Rs. 1500 Rs. 3000 USD 100 ver DD to be made of DD, please v DD and form to oft. must also enter	ium + T4	Syr embers and ent R&D ustry ts articipants Symposiun S VDAT2009 e VDAT2009	Before of Member Rs 1000 Rs 2000 Rs 4000 USD 75 n 2009" pa (Symposiu Finance C	June 22, 2009 Non- member Rs. 1500 Rs. 2500 Rs. 4500 USD 100 yable at <b>Banga</b> m/Tutorial/Sym	After Ju Member Rs. 1500 Rs. 2500 Rs. 4500 USD 100 Alore, India. mposium+Tu ore address	In 22, 2009           Non- Member           Rs. 2000           Rs. 3000           Rs. 5000           USD 150
Symposium + T1 S Symposium + T1 S Category Students Faculty Members and Government R&D Indian Industry Participants Foreign Participants Member indicates Mail the completed reg DD to the following add Mr. Gopal Naidu Treasurer, VLSI Soc Finance Department Texas Instruments (I Bagmane Tech Park	Symposium Utorial Reg Before Ju Member Rs. 1000 Rs. 1000 Rs. 2000 USD 50 S VLSI Socie istration forr dress: ciety of Ind ndia) Pvt Lt	T4 only + T2 Syn systration Am une 22, 2009 Non- member Rs 1250 Rs 1250 Rs. 2500 USD 75 ety of India or m and ia d	Symposiu nposium + T nount After Ju Member Rs. 1250 Rs. 1250 Rs. 2500 USD 75 IEEE memb • The I side c • The I the le • You r inform • Queri	m only 3 Sympos 3 Sympos 4 Non- member Rs 1500 Rs. 1500 Rs. 1500 Rs. 3000 USD 100 PD to be made of DD, please v DD and form to oft. must also enter must also en	ium + T4	embers and ent R&D ustry ts articipants <b>Symposiun</b> <b>Symposiun</b> <b>VDAT2009</b> e VDAT2009	Before A Member Rs 1000 Rs 2000 Rs 4000 USD 75 D 2009" pa (Symposiu Finance C bically at ht	June 22, 2009 Non- member Rs. 1500 Rs. 2500 Rs. 4500 USD 100 yable at <b>Banga</b> m/Tutorial/Sym hair, to Bangal	After Ju Member Rs. 1500 Rs. 2500 Rs. 4500 USD 100 Alore, India. httposium+Tu ore address rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://www.accounter.com/ rg/register.https://rg/register	In 22, 2009 Non- Member Rs. 2000 Rs. 3000 Rs. 5000 USD 150 On the rear torial). mentioned on the receive
Symposium + T1 S Symposium + T1 S Category Students Faculty Members and Government R&D Indian Industry Participants Foreign Participants Member indicates Mail the completed reg DD to the following add Mr. Gopal Naidu Treasurer, VLSI Soo Finance Department Texas Instruments (I	Symposium utorial Reg Before Ju Member Rs. 1000 Rs. 1000 Rs. 2000 USD 50 S VLSI Socie istration forr dress: ciety of Ind ndia) Pvt Lt Bangalore 5	T4 only + T2 Syn systration Am une 22, 2009 Non- member Rs 1250 Rs 1250 Rs. 2500 USD 75 ety of India or m and ia d	Symposium nposium + T nount After Ju Member Rs. 1250 Rs. 1250 Rs. 2500 USD 75 IEEE membl • The I side c • The I the le • You r inform • Queri vdat@	m only 3 Sympos 3 Sympos Non- member Rs 1500 Rs 1500 Rs 3000 USD 100 PD to be made of DD, please v DD and form to oft. must also enter must also	ium + T4	Syr embers and ent R&D ustry ts articipants Symposium S VDAT2009 e VDAT2009 etails electror ust be sent or	Before A Member Rs 1000 Rs 2000 Rs 4000 USD 75 n 2009" pa (Symposiu Finance C bically at ht	June 22, 2009 Non- member Rs. 1500 Rs. 2500 Rs. 4500 USD 100 yable at <b>Banga</b> m/Tutorial/Sym hair, to Bangal tp://vlsi-india.or	After Ju Member Rs. 1500 Rs. 2500 Rs. 4500 USD 100 Alore, India. mposium+Tu ore address rg/register.htm	In 22, 2009 Non- Member Rs. 2000 Rs. 3000 Rs. 5000 USD 150 On the rear torial). mentioned on the to receive a copy to
Symposium + T1 s Symposium + T1 s Category Students Faculty Members and Government R&D Indian Industry Participants Foreign Participants Member indicates Mail the completed reg DD to the following add Mr. Gopal Naidu Treasurer, VLSI Soo Finance Department Texas Instruments (I Bagmane Tech Park C.V. Raman Nagar, Phone: 080-2509 93 FAX: 2509 9717	Symposium utorial Reg Before Ju Member Rs. 1000 Rs. 1000 Rs. 2000 USD 50 SVLSI Socie istration forr dress: ciety of Ind ndia) Pvt Lt Bangalore 5 63	T4 only + T2 Syn systration Am une 22, 2009 Non- member Rs 1250 Rs 1250 Rs. 2500 USD 75 ety of India or m and ia d	Symposium mposium + T Member Rs. 1250 Rs. 1250 Rs. 2500 USD 75 IEEE memb • The I side of • The I the le • You r inform • Queri vdat@ • Stude • Bulk	m only 3 Sympos 3 Sympos Non- member Rs 1500 Rs. 1500 Rs. 1500 Rs. 1500 Rs. 3000 USD 100 er DD to be made of DD, please w DD and form to off. must also enter must also enter	ium + T4	Syr embers and ent R&D ustry ts articipants Symposiun S VDAT2009 e VDAT2009 etails electror ast be sent or y of the ID is one complim	Before A Member Rs 1000 Rs 2000 Rs 4000 USD 75 n 2009" pa (Symposiu Finance C hically at ht hly to: vsiac sued by th entary regi	June 22, 2009 Non- member Rs. 1500 Rs. 2500 Rs. 4500 USD 100 yable at <b>Banga</b> m/Tutorial/Sym hair, to Bangal tp://vlsi-india.or	After Ju Member Rs. 1500 Rs. 2500 Rs. 4500 USD 100 Alore, India. mposium+Tu ore address rg/register.ht ndia.org with g with the register rg five register	In 22, 2009 Non- Member Rs. 2000 Rs. 3000 Rs. 5000 USD 150 On the rear torial). mentioned on the to receive a copy to gistration form.
Symposium + T1 s Symposium + T1 s S Category Students Faculty Members and Government R&D Indian Industry Participants Foreign Participants Member indicates Mail the completed reg DD to the following add Mr. Gopal Naidu Treasurer, VLSI Soo Finance Department Texas Instruments (I Bagmane Tech Park C.V. Raman Nagar, Phone: 080-2509 93	Symposium utorial Reg Before Ju Member Rs. 1000 Rs. 1000 Rs. 2000 USD 50 SVLSI Socie istration forr dress: ciety of Ind ndia) Pvt Lt Bangalore 5 63	T4 only + T2 Syn systration Am une 22, 2009 Non- member Rs 1250 Rs 1250 Rs. 2500 USD 75 ety of India or m and ia d	Symposium mposium + T Member Rs. 1250 Rs. 1250 Rs. 2500 USD 75 IEEE memb The I side of The I the le You r inform Queri vdat@ Bulk receiv	m only 3 Sympos 3 Sympos Non- member Rs 1500 Rs 1500 Rs 3000 USD 100 Rs 3000 USD 100 rer DD to be made of DD, please w DD and form to off. must also enter nation from us tess regarding re <b>Registration:</b> ved from the sa	ium + T4	Syr embers and ent R&D ustry ts articipants Symposiun S VDAT2009 e VDAT2009 etails electror ast be sent or y of the ID is one complim ion. All the s	Before A Member Rs 1000 Rs 2000 Rs 4000 USD 75 n 2009" pa (Symposiu Finance C hically at ht ally to: vsiac sued by th entary regi ix names s	June 22, 2009 Non- member Rs. 1500 Rs. 2500 Rs. 4500 USD 100 yable at Banga m/Tutorial/Sym hair, to Bangal tp://vlsi-india.or	After Ju Member Rs. 1500 Rs. 2500 Rs. 4500 USD 100 Alore, India. mposium+Tu ore address rg/register.ht ndia.org with g with the registered with interest	In 22, 2009 Non- Member Rs. 2000 Rs. 3000 Rs. 5000 USD 150 On the rear torial). mentioned on the to receive a copy to gistration form.

**Note:** If registering separately for Symposium and Tutorial, please submit separate forms for each. Transport and stay arrangements are the responsibility of the participants.

Please watch the VDAT website or follow the vdat@yahoogroups.com mailing list for any updates to the program. Since the space for tutorials is limited, we may be forced to shortlist participants. If we are unable to register you, you will be intimated by e-mail, and a refund will be made by the VLSI Society of India. Watch VDAT2009 website for general updates.

# VSI Membership Form For New membership and renewals

	VLSI Society of India <u>http://vlsi-india.org/vsi/</u> Registered Society under KSR Act 1960, Rule 1961	
	E-mail: vsiaccounts@vlsi-india.org, vsisecy@vlsi-india.org	
1.	Existing Membership No:	New
	Member (tick as applicable): Student / Non-student / Corporate	Members to affix photograph.
<b>2</b> .	Your Name:	
3.	Your Profession/ Designation:	
4.	Your e-mail address:	
5.	Your Contact address:	
<b>6</b> .	Your Professional address (if different from above):	
7.	Your Area of specialization:	
8.	Would you like to review papers in events organized by VSI? :	
9.	How many papers are you willing to review? :	
10.	Your Brief bio-data: Attach separately	
11.	How can you contribute to the activities of VSI? :	
12.	What Activities would you like VSI to organize? :	
13.	Details of Payment:	

Cash:	
DD no:	
Dated:	
Drawn on Bank:	
Amount:	

I agree to be a member of the VLSI Society of India and have read and understood the charter of the society. I will actively contribute towards the objectives of the society.

# Place and Date:

# Member Signature

Cetevery Membersh	nip Rates: M	Mail the form along with the DD to:			
Category Yearly	5-yearly	Mr. S.R. Gopal Naidu, Treasure	er VSI		
Student Member: Rs. 500/=	N/A	Texas Instruments India Pvt. Lto	1		
Non-student member: Rs. 1,000/=	Rs 4,500/-	Bagmane Tech Park, Adjacent t	o LRDE, C.V. Raman Nagar		
Corporate member: Rs. 10,000/=	Rs 45,000/-	Bangalore: 560 093 (FAX: 91-80	0-25048213)		
The DD to be made out to: "VLSI Socie	ty of India" and paya	able at Bangalore.			
Please also enter the details in the of	nline membership form <u>I</u>	http://vlsi-india.org/vsi/activities/reg.shtm	to update records.		
<ul> <li>Processing the card subject to the DI</li> </ul>	D receipt. Please allow t	two weeks.			
<ul> <li>The photograph is for official records</li> </ul>	only and will not be ima	aged onto the membership card.			
Inscribe "Towards VSI Membership	o - New/ Renewal" at the	e rear side of DD. Students to attach col	lege credentials.		
The same form to be used for a new	membership or Renewa	al. In the event of change of address, ple	ase update online.		
Please do not send scanned images	of DD or the Form. Proc	cessing the card subject to the DD receip	ot. Allow two weeks.		
Become a VDAT Yahoogroup memb	er to receive updates or	n all announcements. Details on http://vls	i-india.org/docs/mailgroup.shtml		
<b>_</b>					
Recommended by VSI Members:					
1. Name	Membership No.	2. Name	Membership No		

,	wembership No.	Ζ.	Naille	wembership No.
		Signa	ature	