

 <p>VLSI Design and Test Symposium <b>VDAT</b> http://vlsi-india.org</p>	<b>Final Program</b> <b>11<sup>th</sup> IEEE VLSI Design and Test Symposium</b> <a href="http://vlsi-india.org/">http://vlsi-india.org/</a> <b>August 8 – 11, 2007</b> <b>Saha Institute of Nuclear Physics Convention Centre, Salt Lake</b> <b>Kolkata, India</b>	<b>Sponsored by</b>  <b>VLSI Society of India</b> <a href="http://vlsi-india.org/vsi/">http://vlsi-india.org/vsi/</a>
	<b>Industry Sponsors</b>           <small>THE ARCHITECTURE FOR THE DIGITAL WORLD<sup>®</sup> Semiconductor, Microelectronics, Microsystems, and Nanotechnology Training</small>	<b>In cooperation with</b> Institute of Radio Physics and Electronics, Calcutta Univ. Dept. of E & TCE, Jadavpur University Indian Statistical Institute, Kolkata    IEEE Kolkata 

## Tracks in VDAT Symposium:

**Day 1-2 (August 8 and 9):** The advance technical program includes

- 52 peer-reviewed technical paper presentations
- 19 poster papers, a panel discussion
- 5 Invited Talks
- 4 Keynote addresses and a Banquet talk.
- 8 Embedded Tutorials

The program is divided into 3 tracks.

- ❖ A track on **High-Level Design** will focus on System Level Design and Synthesis, Microarchitecture, Embedded Systems, Co-Design, Core-Based Designs, High-Level Synthesis, Logic Synthesis, Memory Synthesis, and FPGA Synthesis.
- ❖ A track on **Physical Design and VLSI Technology** will focus on Physical Design and Technology and Process-Related Aspects of Integrated Circuits. It will also discuss issues on Optoelectronic Devices and Circuits, MEMS, Deep Submicron and Nanometer Devices and Circuits.
- ❖ A track on **Testing and Verification** will focus on issues related to Testing, Testability and Verification of Digital Designs, Memories, Analog and Mixed-Signal Designs.

You may register for VDAT using the registration form enclosed. This registration also entitles you to attend the VLSI Education Day (Aug 10).

Participants of VDAT may also wish to attend the One-day workshop on Nanotechnology on August 7, 2007 being organized at the Indian Statistical Institute, Kolkata at no extra charge – details will be announced shortly. You should also enter your registration details at our [website](#) to receive a confirmation from us.

**Day-3 (August 10):** VLSI Education Day includes a Keynote talk, 2 Invited Talks, 3 Embedded Tutorials and panel discussions related to VLSI education in India.

**Day-4 (August 11):** The following tutorials will be held on August 11, 2007 at the **Institute of Radio Physics and Electronics, Calcutta Univ.** You may register either for track T1, T2 or T3 shown below. Please note that registration for VDAT2007 and Tutorials are separate.

**Those registering for T1 may also attend T3 optionally. T3 registrants can also attend the morning session of T1.**

### T1: Analog Design and BioChips

#### **Low Power Design Technique in Analog And Mixed-Signal Design**

**Dr. Chetan Parikh**, DAIICT and **Dr. Nagendra Krishnapura**, IIT Madras

#### **Design and test of Microfluidic Biochips**

**Dr. K. Chakrabarty**, Duke University, USA

### T2: System-on-Chip Test

#### **Manufacturing test solutions for System-on-chip Integrated Circuits**

**Dr. E. Larsson** (Linkoping University, Sweden) and **Dr. K. Chakrabarty** (Duke University, USA)

#### **Compression, Delay test and Diagnosis: Ensure High quality, Low cost and Quick yield Ramp of Nanometer ICs**

**Navneet Kaushik**, **Shaleen Babu** and **Sameer Chillarige** (Cadence)

### T3: Power Management

#### **Power Management Circuits Design & Applications**

**Amit Patra** and **S. Mukhopadhyay**, IIT Kharagpur, **Ram Anant** and **S. Venkatraman**, TI India

Red Marked Papers were not presented at the symposium

Day-1 (August 8, 2007) – Wednesday			
08.00 AM – 09.00 AM	Registration and Breakfast		
09.00 AM - 09.30 AM	Inauguration		
09.30 AM - 10.30 AM	<p><b>Keynote-1</b> Dr. Debesh Das, IT Minister, WB and Professor, Jadavpur University, Kolkata  <b>The Emergence and the Status of VLSI Activities in India</b></p> <p><b>Keynote-2</b> S Janakiraman, ISA Chairman and President R&amp; D Services Mindtree Consulting  <b>Establishing the Semiconductor &amp; Electronics Ecosystem: Opportunities and Challenges</b></p> <p>Chair Person: Vishwani Agrawal, Auburn University            Venue: J.C. Bose Hall</p>		
10.30 AM – 11.00 AM	Tea Break		
	<p><b>Session 1A-1</b>  <b>TECHNOLOGY-1</b>            Chairperson: Hiranmay Saha, Jadavpur University            P.C. Mahalanabis Hall</p>	<p><b>Session 1B-1</b>  <b>EDA-1</b>            Chairperson: Swapan Sen, Saha Inst of Nuclear Physics            J.C. Bose Hall</p>	<p><b>Session 1C-1</b>  <b>DFT-1</b>            Chairperson: C P Ravikumar, TI            S.K. Mitra Hall</p>
11.00 AM - 01.00 PM	<p>Challenges Posed to the State of the art Device Simulators in Nanoscale Regime            Embedded tutorial (1 hr)            Shubhakar K, Biswajit Ray and Santanu Mahapatra, Indian Institute of Science, Bangalore</p>	<p>Design for Manufacturability: What Lies Ahead?            Vijay S. Patri, Magma Design Automation            Embedded Tutorial (1 hr)</p>	<p>Robust System Design for Scaled CMOS and Emerging Nanotechnologies.            Subhashis Mitra, Stanford University            Invited Talk</p>
	<p>A Simulation based Study and Analysis of Double Gate Tunnel FET Performance for Low Standby Power Applications            *Nayan Patel, Santanu Mahapatra, IISc, Bangalore            Regular</p>	<p>An Algorithm for Resistance Extraction and Current Density Profiling of Lateral Power MOSFETs            *Baidurya Chatterjee, Syamantak Das, Amit Patra, IIT Kharagpur; Samrat Ray, Cadence Design Systems, Noida            Regular</p>	<p>Layout-Aware Illinois Scan Design for High Fault Coverage            *Shibaji Banerjee, IIT, KGP            Regular</p>
	<p>Multilevel Pyramidically Wound Symmetric Spiral Inductor            Genemala Haobijam, Roy Paily*, IIT, Guwahati            Short</p>	<p>An Error Comparison Scheme for Design Rule Checking Flows            *Dibyendu Goswami, Swami Gangadharan, Intel            Regular</p>	<p>Compression-Power Trade-off in Dictionary based Test Data Compression            *Chandan Giri, Nikhil Reddy Cheruku, Santanu Chattopadhyay, IIT Kharagpur            Regular</p>
	<p>Floating Gate Interferences on Vth Distribution In Eight Level High Density Flash Memory            *Roy Paily, Vikas Badam, IIT Guwahati; Yajun Ha, National University of Singapore            Short</p>	<p>Delay Clock Methodology for Timing-Performance Improvement of Designs on FPGAs            *Kamakoti Veezhinathan, IIT Madras            Regular</p>	<p>Fault Diagnosis in Reversible Circuits            *Bikromaditya Mondal, BPPIMT; Susanta Chakraborty, Bengal Engg. and Science University; Bhargab Bhattacharya, Indian Statistical Institute, Kolkata            Short</p>
01.00 PM - 02.00 PM	Lunch		
	<p><b>Session 1A-2</b>  <b>ANALOG DESIGN-1</b>            Chairperson: D. Mukhopadhyay, Jadavpur University            P.C. Mahalanabis Hall</p>	<p><b>Session 1B-2</b>  <b>EDA-2</b>            Chairperson: P. Dasgupta, IIM Calcutta            J.C. Bose Hall</p>	<p><b>Session 1C-2</b>  <b>DFT - 2</b>            Chairperson: D. Roy Choudhury, IITKGP            S.K. Mitra Hall</p>
02.00 PM – 03.30 PM	<p>Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems            *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science            Short</p>	<p>The Next Step in the SoC Design Automation            Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors            Embedded Tutorial (30 minutes)</p>	<p>Using Hierarchy in Design Automation: The Fault Collapsing Problem            *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation            Regular</p>
	<p>A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain            Anuradha Ray, ST Microelectronics; Chetan Parikh*, DA-IICT            Short</p>	<p>Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation            *Venugopal Chakravarthy, S J College of Engg; Jagannath Rao, SJ College of Engg            Regular</p>	<p>Testing Droop Faults in Full Scan Circuits            *Debasis Mitra, Bengal Engineering and Science University, Shibpur, Howrah.; Ashish Nigam, ; Sandeep Dey*, Susmita Sur-Kolay, Bhargab Bhattacharya, Indian Statistical Institute, Kolkata            Regular</p>
	<p>Design and implementation of a 14-bit 200 MSPS Current Steering DAC using GM/ID Method            Ramasamy Srinivasan, Venkataramani Balasubramanian*, Sreekanthbabu Nukaraju, NIT Tiruchirappalli            Short</p>	<p>Voltage Scalable Statistical Gate Delay Models Using Neural Networks            *Bishnu Das, Bharadwaj Amrutur, Indian Institute of Science; H.S.Jamadagni, CEDT, IISc, Bangalore            Regular</p>	<p>A New Approach for Testing of Digital Modules in Mixed Signal VLSI Circuits            *Santosh Biswas, IIT Kharagpur            Regular</p>

02.00 PM – 03.30 PM	<b>Low-power High Slew-rate Adaptive Biasing Circuit for CMOS Amplifiers</b> <b>Chetan Parikh*</b> , DA-IICT; Narayana Rao, DA-IICT, Gandhinagar Short	<b>Fast I/O Pad Placement in FPGAs</b> <b>*Debasri Saha, Pritha Banerjee, Susmita Sur-Kolay, Indian Statistical Institute</b> Short	<b>Detection of Single Stuck-at and Bridging Faults in Cluster-based FPGA Architectures</b> <b>*Hafizur Rahaman, Bengal Engg. and Science University</b> Short
	<b>Design of High Performance Current Steering DAC using Pattern Search Algorithm</b> Sreekanthbabu Nukaraju, Ramasamy Srinivasan, <b>Venkataramani Balasubramanian*</b> , NIT, Trichy Regular	<b>Crosstalk Analysis for a CMOS Gate Driven Coupled Interconnects</b> <b>*Brajesh Kaushik, Sankar Sarkar, MITS, Sikar; Rajendra Agarwal, Ramesh Joshi, IIT, Roorkee</b> Regular	<b>Genetic Algorithm based Test Scheduling for Network-on-Chip</b> <b>*Santanu Chattopadhyay, Mahalakshmi Satti, Santanu Kundu, IIT Kharagpur</b> Short
03.30 PM – 04.00 PM	<b>Break</b>		
04.00 PM – 05.30 PM	<b>Panel Discussion</b>		
	<b>Moderator: Srimat Chakradhar, NEC Labs, USA</b>		
05.30 PM – 06.00 PM	<b>Break</b>		
06.00 PM – 07.00 PM	<b>Banquet Talk</b>		
	<b>Convergence of Semiconductor Industry</b>		
	<b>Sreedhar Natarajan, Emerging Memory Technologies</b>		
	<b>Chairperson: Susanta Sen, Calcutta University</b>		
07.00 PM – 08.00 PM	<b>Entertainment</b>		
08.00 PM – 09.00 PM	<b>Dinner</b>		
<b>End of Day-1</b>			

Red Marked Papers were not presented at the symposium

Day-2 (August 9, 2007) – Thursday			
08.00 AM - 09.00 AM	Registration and Breakfast		
09.00 AM – 10.00 AM	<b>Keynote-3</b> <b>Sumeet Agrawal, Intel</b> <b>Modular Design: Industry perspective and open challenges</b> <b>Chair: Bhargab B. Bhattacharya, Indian Statistical Institute</b>		
10.00 AM - 10.30 AM	Tea Break		
	<b>Session 2A-1</b> <b>LOW-POWER-1</b> <b>Chairperson: S. Chattopadhyay, IITKGP</b> <b>P.C. Mahalanabis Hall</b>	<b>Session 2B-1</b> <b>SYSTEMS-1</b> <b>Chairperson: P. Panda, IITD</b> <b>J.C. Bose Hall</b>	<b>Session 2C-1</b> <b>TEST AND VERIFICATION - 1</b> <b>Chairperson: Partha Pratim Das, Interra Systems, Kolkata</b> <b>S.K. Mitra Hall</b>
10.30 AM - 12.30 PM	<b>Aggressive Leakage Management in ARM based system</b> <i>Jayanta Lahiri, ARM Embedded Technologies</i> Invited Talk (40 min)	<b>A Methodology for Creating Application Specific Processor Architectures</b> <i>Prof. Anshul Kumar, IIT Delhi</i> Invited Talk (40 min)	<b>Low power verification</b> <b>Sathyam Pattanam, Synopsys</b> Invited Talk (40 min)
	<b>CV-based Analytical Modeling of Dynamic Power for 65nm CMOS Library Characterization</b> <i>*B.P.Harish, University Visvesvaraya College; Navakanta Bhat, IISc, Bangalore</i> Regular	<b>Dual Encoded Gray Coding Scheme</b> <i>*Salil Gadgil, Texas Instruments; Senthilkannan Chandrasekaran, Texas Instruments</i> Regular	<b>Debugging Assume-Guarantee Specification for Compositional Verification</b> <i>*Anindyasundar Nandi, Interra Systems India Pvt Ltd; Bhaskar Pal,; Pallab Dasgupta, IIT Kharagpur</i> Regular
	<b>A Novel Efficient Power Optimization Method for Off-Chip Memory Access using Differential Memory Addressing</b> <i>*Sajal Das, Texas Instruments, Bangalore</i> Regular	<b>Incremental Connectivity Extraction for Large VLSI Layouts</b> <i>*Akash Agrawal, IIIT Hyderabad</i> Short	<b>Formal Verification of Pipelined Read-Modify-Write Logic by GSTE</b> <i>*Subir Roy, Texas Instruments India Pvt Ltd; Srikanth Reddy, Bharadwaj Amrutur, IISc, Bangalore</i> Short
	<b>Leakage Modelling of Logic Gates Considering The Effect of Input Vectors</b> <i>*Janakiraman Viraraghavan, Bishnu Das, IISc, Bangalore; Vish Vishwanathan, TI; Bharadwaj Amrutur, IISc, Bangalore</i> Regular	<b>Latency Optimized AES-Rijndael with Flexible Mode of Operation</b> <i>*Monjur Alam, Santosh Ghosh, IIT - Kharagpur; Debdeep Mukhopadhyaya, IIT - Madras; Dipanwita Roy Chowdhury,; Indranil Sen Gupta, IIT- Kharagpur</i> Regular	<b>An Efficient Implementation of Testbench for Verification of Configurable Host Controller IP Addressing Mobile Storage Applications</b> <i>*Pusuluri Giri Kumar, Synopsys (India) Pvt Ltd</i> Short
		<b>On the Realizability of Specifications having Auxiliary State Machines and GR(1) LTL</b> <i>*Ansuman Banerjee, Pallab Dasgupta, Partha Chakrabarti, IIT Kharagpur</i> Regular	<b>Scenario Driven Test Case Generation for Functional Verification of Pipelined Processors</b> <i>*Subrat Panda, Venu Gopal Kasturi, Partha Chakrabarti, IIT Kharagpur</i> Regular
12.30 PM - 01.30 PM	Lunch		
01.30 PM – 02.30 PM	<b>Keynote-4</b> <b>Vivek Raghavan, General Manager and VP Product Development</b> <b>Creating a successful EDA product: An industry veteran's perspective</b> <b>Chairperson: S. Sur-Kolay, ISI</b>		
	<b>Session 2A-2</b> <b>LOW-POWER-2</b> <b>Chairperson: Anshul Kumar, IITD</b> <b>P.C. Mahalanabis Hall</b>	<b>Session 2B-2</b> <b>SYSTEMS-2</b> <b>Chairperson: Hafizur Rahaman, BESU</b> <b>J.C. Bose Hall</b>	<b>Session 2C-2</b> <b>MEMS-TECHNOLOGY-1</b> <b>Chairperson: P.K.Basu, University of Calcutta</b> <b>S.K. Mitra Hall</b>
02.30 PM – 03.45 PM	<b>Leakage and Switching Power Minimization with Area Trade-off in Multiplexer Based Circuit Synthesis</b> <i>*Sambhu Pradhan, Santanu Chattopadhyay, IIT Kharagpur</i> Short	<b>A Transformation Based Method for Formal Analysis of Hybrid Systems</b> <i>*Jairam Sukumar, Subir Roy, Texas Instruments, Bangalore; Navakanta Bhat, IISc, Bangalore</i> Regular	<b>Fabrication of MEMS PZR Accelerometer for Automobile Application</b> <i>*Ravindra Mukhiya, E&amp;ECE, IIT-Kharagpur</i> Regular
	<b>A Novel Toggle less, LUT-Less Low Power Distributed Arithmetic (DA) Architecture for FIR Filter</b> <i>*Uma Rajaram, Augusta Sophy, Easwari Engineering College</i> Short	<b>Hybrid Masked Karatsuba Multiplier for GF(2<sup>233</sup>)</b> <i>*Debdeep Mukhopadhyay, IIT Madras</i> Short	<b>Bulk-Micromachining for MEMS Accelerometer using 25% WT. TMAH</b> <i>*Ravindra Mukhiya, E&amp;ECE, IIT-Kharagpur</i> Short

Red Marked Papers were not presented at the symposium

02.30 PM – 03.45 PM	<p><b>A Core Power Pad Planner for Wirebond SoCs</b>  <i>*Jairam Sukumar, Udayakumar H, Texas Instruments, Bangalore; Rajat Chopra, Interra Systems; Kousik Mukherjee, Interra Systems</i>  Short</p>	<p><b>Priority Queue based LRU Models for Associative Cache</b>  <i>*Vijayalakshmi Seshadri, Airvana Networks India Pvt Ltd</i>  Short</p>	<p><b>Design, Modeling and Simulation of High Performance RF MEMS Switch for Phase Shifter Applications</b>  <i>*Avra Kundu; Swati Majumdar; Bhaskar Gupta; Hiranmay Saha, Jadavpur University</i>  Regular</p>
	<p><b>Design of an Application Specific Low-Power High Performance Carry Save 4-2 Compressor</b>  <i>*Anup Dandapat, Partha Bose, Sayan Ghosal, Pikul Sarkar, Animesh Biswas, D Mukhopadhyay, Jadavpur University</i>  Short</p>	<p><b>A New Spice Simulator for Single Electron Transistor Based Integrated Circuits</b>  <i>*Biswajit Ray, Ashish Pal, Saptarshi Das, Santanu Mahapatra, IISc, Bangalore</i>  Regular</p>	<p><b>Characterization of Universal Nand-Nor-Inverter QCA gate</b>  <i>*Biplab Sikdar, Bibhas Sen, Bengal Engg and Science University</i>  Regular</p>
03.45 PM - 04.00 PM	<b>Break</b>		
	<p><b>Session 2A-3 SYSTEMS-3</b>  Chairperson: <i>Chetan Parikh, DA-IICT</i>  P.C. Mahalanabis Hall</p>	<p><b>Session 2B-3 CIRCUITS - 1</b>  Chairperson: <i>Vineet Sahula, MNIT Jaipur</i>  J.C. Bose Hall</p>	<p><b>Session 2C-3 DFT VERIFICATION</b>  Chairperson: <i>Pallab Dasgupta, IITKGP</i>  S.K. Mitra Hall</p>
04.00 PM – 05.45 PM	<p><b>Design of Low Power &amp; Robust Networks on Chip through Novel Coding Schemes</b>  <i>Partha Pratim Pande, Washington State University</i>  Invited Talk – 1 hr</p>	<p><b>A Power Efficient Carry Break Adder Implementation using Input Pattern Based Area Reduction Technique for Adder Structures</b>  <i>*Krashna Nand Mishra, DA-IICT, Ahmedabad; Subash Chandra Bose, CEERI, Pilani</i>  Short</p>	<p><b>Formal verification of DFT logic and their integration in SoCs – practices, issues and challenges</b>  <i>Subir K. Roy, Texas Instruments, Bangalore; A.S. Nandi, B. Mitra Interrasystems, Kolkata</i>  Embedded Tutorial</p>
	<p><b>A Lifting based Reconfigurable forward and Inverse Discrete Wavelet Transform Architecture for JPEG2000</b>  <i>Yogesh Inamdar; Ramesh Kini*, N.I.T.K., Surathkal</i>  Short</p>	<p><b>Area Efficient Bit-Serial Architecture for Polynomial Basis Multiplication over Galois Fields GF(2<sup>m</sup>)</b>  <i>*Hafizur Rahaman, Bengal Engg. and Science Univ; Prasenjit Ray, Debasis Mitra, Amit Datta, School of VLSI Technology, Bengal Engineering and Science University, Shibpur</i>  Short</p>	
	<p><b>MOTSOC: Mesh of Tree based Network-on-Chip Design A New Interconnection Structure for SOCs</b>  <i>*Santanu Kundu, Santanu Chattopadhyay, Mahalakshmi Satti, IIT Kharagpur</i>  Short</p>	<p><b>A Bus Encoding Technique for On-Chip Propagation Delay Minimization</b>  <i>Nallamothe Satyanarayana, Adams Engineering College; A Vinaya Babu, JNTU Hyderabad; Madhu Mutyam*, IIIT Hyderabad</i>  Short</p>	
	<p><b>State Encoding Targeting Low Area And Low Power FSM Synthesis</b>  <i>*Santanu Chattopadhyay, Saurabh Chaudhury, IIT Kharagpur; Krishna Sistla</i>  Regular</p>	<p><b>Design Approach for Standard Single Ended Input Output Buffer in 65nm Process</b>  <i>K S Raghunathan</i>  Embedded Tutorial (1 hr)</p>	
05.45 PM – 06.00 PM	<b>Break</b>		

Red Marked Papers were not presented at the symposium

				Poster Session		
		Session 2A-4 CIRCUITS - 2 Chairperson: <i>Baidya Nath Ray</i> , <i>Bengal Engineering and Science University</i> P.C. Mahalanabis Hall	Session 2B-4 ANALOG DESIGN - 2 Chairperson: <i>Bharadwaj Amrutur</i> , <i>IISc, Bangalore</i> J.C. Bose Hall	Session 2C-4 TEST AND VERIFICATION - 2 Chairperson: <i>Susanta Chakraborty</i> , <i>Bengal Engg and Science University</i> S.K. Mitra Hall		
06.00 PM – 07.00 PM		<b>A Novel Approach for Power Pad Layout generation</b> <i>*Venkat Vallapaneni, Raghunatha Lakkireddy, Sireesha LNVS Tulluri, Srinivasa Gandhi, Agere Systems</i>	<b>Power Supply Detection Circuit</b> <i>*Dharmaray Nedalgi, and Mukesh Nair, NXP Semiconductors</i>	<b>Co-simulation: Verification Advantage with PCI Express Endpoint SystemC Model</b> <i>Aditya Ayre., Aniket Deshpande*;</i> <i>Vishal Rustagi, CDAC-Pune</i>		
		<b>A Double-Pulsed Latch Flip-Flop</b> <i>*Navaram Kumar, VNIT; Rajendra Patrikar, and Kishore Kulat VNIT Nagpur</i>	<b>VCO Phase Noise Improvement Techniques</b> <i>Ravi Kumar, IBM; Narendra Bolabatin*, Qualcomm; Eapen Abraham, IBM</i>	<b>Case study: Reducing Run time of Volume Diagnosis by Using Reduced Pattern Set and Truncated Failure Log</b> <i>*Dhiraj Maheshwari,; Ravi Dasari, Mentor Graphics</i>		
		<b>Design of Flip-Flops with Low Setup and Hold Times across Process Variations</b> <i>*Pratap Das, Bharadwaj Amrutur, Indian Institute of Science; Sridhar J., TI India</i>	<b>Development of an FPGA based Smart Computing System for Clinical Diagnosis with On-board Wireless Communication Interfacing</b> <i>*Shubhajit Roy Chowdhury, Hiranmay Saha, Jadavpur university</i>	<b>Formal Verification of a Fast DMA Controller: A case study</b> <i>Anindyasundar Nandi., Bijitendra Mitra*, Interra Systems India Pvt Ltd; Subir Roy, Prohor Chowdhury, Texas Instruments, India</i>		
			<b>Design and Simulation of Integrated VCO for SMART Nanoporous Silicon Based Biosensors</b> <i>*Chirasree Roy Choudhury, Subhashis Sinhababu, Bengal Engineering and Science University, Shibpur</i>			
<b>End of Day-2 of Symposium</b>						

Red Marked Papers were not presented at the symposium

Day-3 (August 10, 2007) – Friday VLSI Education Day			
08.00 AM - 09.00 AM	Registration and Breakfast		
09.00 AM - 10.00 AM	<b>Keynote-5</b> <i>Jagdish Rao, Texas Instruments Bangalore</i> <b>Predictable Physical Design Closure in the Nanometer Era - An Industry Perspective</b> Chairperson: <i>Jayanta Lahiri, ARM Embedded Technologies</i>		
10.00 AM – 10:30 AM	Tea Break		
	<b>Session 3A-1</b> <b>Physical Design</b> Chairperson: <i>Indranil Sengupta, IIT KGP</i> <b>P.C. Mahalanabis Hall</b>	<b>Session 3B-1</b> <b>VLSI Education</b> Chairperson: <i>Dinesh Sharma, IIT Bombay</i> <b>J.C. Bose Hall</b>	<b>Session 3C-1</b> <b>Low Power Test</b> Chairperson: <i>S. Majumder, IIT S.K. Mitra Hall</i>
10:30 AM – 11.30 AM	Invited Talk	Invited Talk	<b>Addressing Test Power Issues in Digital CMOS Circuits</b> <i>Srivaths Ravi, Texas Instruments Embedded Tutorial</i>
11.30 AM – 01.00 PM	<b>Game Theory and its Application to VLSI Physical Design</b> <i>Parthasarathi Dasgupta, IIM Calcutta</i> Embedded Tutorial	<b>Research Scholar Forum</b> Research Scholars must send their proposals to <a href="mailto:vsiseey@vlsi-india.org">vsiseey@vlsi-india.org</a>	<b>Strategies for power reduction during VLSI circuit testing</b> <i>S. Chattopadhyay, IIT Kharagpur</i> Embedded Tutorial
01.00 PM - 02.00 PM	Lunch		
	Poster Session		<b>Session 3C-2</b> VSI Meeting – Proposals from colleges for conducting future events <b>S.K. Mitra Hall</b>
	<b>Session 3A-2</b> <b>LOW POWER - 3</b> Chairperson: <i>Aloke Das, Intel</i> <b>P.C. Mahalanabis Hall</b>	<b>Session 3B-2</b> <b>DESIGN TECHNIQUES</b> Chairperson: <i>Biplab Sikdar, Bengal Engg and Science University</i> <b>J.C. Bose Hall</b>	
02.00 PM - 03.00 PM	<b>Power Optimized Machine Code Generation for an Application Specific Instruction Set Processor (ASIP) for Hindi Text to Speech Synthesis</b> <i>*Atanendu Mandal, CEERI</i>	<b>Modified Data Encoding Circuit for Asynchronous FIFO Design</b> <i>*Roy Paily, IIT Guwahati; Krishna Chaitanya, IIT Guwahati</i>	VLSI Society of India invites proposals from its member organizations to conduct events in 2007-2008. Proposals must be sent in the format prescribed on the website. Continuing events of VSI include <ul style="list-style-type: none"> <li>(a) VLSI Design Conference (proposals for 2010 or later)</li> <li>(b) VDAT Symposium (proposals for 2008 or later)</li> <li>(c) Design Verification Methodologies (Proposals for 2008 or later)</li> <li>(d) Workshop on Low Power Design (Proposals for 2008 or later)</li> <li>(e) Workshop on Electronic System Level Design (Proposals for 2008 or later)</li> <li>(f) Workshop on Interconnect Design and Variability (Proposals for 2008 or later)</li> <li>(g) Proposals for tutorials or other events</li> </ul> For proposals that are sent earlier and already approved, time will be provided to organizers to present their proposals and seek participation. Proposals can be sent to <a href="mailto:ravikumar@vlsi-india.org">ravikumar@vlsi-india.org</a>
	<b>Implementation of SPIHT Codec in Stratix-II</b> <i>*Gunvanta Mate, Kishore Bachina; K Ramesh, CRL-BEL; J. Anbuselvi</i>	<b>Design and Simulation of a CMOS Instrumentation Amplifier for signal conditioning of MEMS based Piezoresistive low Pressure Sensor</b> <i>*Niteen Futane ; Shubhajit Roy Chowdhury., Jadavpur Univerity; Chirasree Roy Choudhury., BESU; Hiranmay Saha, Jadavpur University</i>	
	<b>FPGA Implementation of Low Power ASU Multiplier</b> <i>*Rahul Badghare., Sanjiv Mangal, Raghvendra Deshmukh., Rajendra Patrikar, VNIT, Nagpur</i>	<b>Effect of Inductance on Wire-Sizing the Global Interconnect in VLSI Circuits</b> <i>*Ashwani Kumar, Surender Soni, NIT Hamirpur; Ashok Kumar</i>	
	<b>Improved Reversible Logic Implementation of Decimal Adder</b> <i>*Rekha James, CUSAT; Shahana T K, CUSAT; K. Poulouse Jacob, CUSAT; Sreela Sasi, Gannon University</i>	<b>Circuit Prospects Of DGFET: A Variable Gain Differential Amplifier With Current mirror Load</b> <i>*Srimoyee Sen, Urmimala Roy, Chandan Sarkar, Jadavpur University; Chaitanya Kshirsagar; Navakanta Bhat, ECE, IISc, Bangalore</i>	
03.00 PM - 03.30 PM	Tea Break		
03.30 PM - 05.00 PM	<b>Panel</b> <b>Taking VLSI Education in India to the Next Level – What? Who? How? And When?</b> <i>VLSI education has come a long way in the last ten years. Today, many colleges offer M.Tech programs in VLSI. B.Tech level courses in VLSI are being offered in many colleges. There are many Ph.D. scholars working in the area of VLSI. The panelists will take a fresh look at VLSI Education in India and debate how to take it to the next level.</i> <b>Moderator: C.P.Ravikumar, Texas Instruments India</b> <b>Panelists: N.S. Murty, NXP Semiconductors and others</b>		
End of Day-3 – Symposium			

**Tutorials on Day-4 (August 11, 2007) – Saturday**

**Venue:** Institute of Radio Physics and Electronics, University of Calcutta  
92 A. P. C. Road, Kolkata - 700 009

08.00 AM - 09.00 AM	<b>Registration and Breakfast</b>		
	<b>Session 4A-1 Tutorial T1 ANALOG DESIGN AND BIOCHIPS</b>	<b>Session 4B-1 Tutorial T2 SYSTEM-ON-CHIP TEST</b>	<b>Session 4C-1 Tutorial T3 POWER MANAGEMENT</b>
09.00 AM - 11.00 AM	<b>T1-A Low Power Design Technique in Analog And Mixed-Signal Design Chetan Parikh, DAIICT and Nagendra Krishnapura, IIT Madras</b>	<b>T2-A Manufacturing Test Solutions for System-on-chip Integrated Circuits E. Larsson, Linkoping University, Sweden and Krishnendu Chakrabarty Duke University, USA</b>	
11.00 AM - 11.30 AM	<b>Tea Break</b>		
11.30 AM – 01.00 PM	Tutorial Continues	Tutorial Continues	
01.00 PM - 02.00 PM	<b>Lunch</b>		
02:00 PM – 03:30 PM	<b>T1-B Design and test of Microfluidic Biochips Krishnendu Chakrabarty, Duke University, USA</b>	<b>T2-B Compression, Delay test and Diagnosis: Ensure High quality, Low cost and Quick yield Ramp of Nanometer ICs Navneet Kaushik, Shaleen Babu and Sameer Chillarige, Cadence Design Systems</b>	<b>T3-B Power Management Circuits Design &amp; Applications Amit Patra and S. Mukhopadhyay, IIT Kharagpur, Ram Anant and S. Venkatraman and Biranchinath Sahu, TI India</b>
03.30 PM - 04.00 PM	<b>Tea Break</b>		
04.00 PM – 05:30 PM	Tutorial Continues	Tutorial Continues	Tutorial Continues
<b>End of Tutorials</b>			

There are three tutorial tracks – T1, T2 and T3. You may register for any one of them. Please note that registration in VDAT Tutorial registration entitles you to course CD, lunch, and refreshment.

Please note that registration for the tutorials is separate – registration in VDAT does not automatically enroll you into a tutorial. You must clearly indicate which tutorial you wish to enroll for – T1, T2 or T3. Partial registration is not permitted. Use the attached registration form to register. You must also confirm your registration on our [website](#) to get an acknowledgement from us.

**Those registering for T1 may also attend T3 optionally. T3 registrants can also attend the morning session of T1.**



**Symposium Committee  
General Co-Chairs**

C.P. Ravikumar, Texas Instruments India and **BB Bhattacharya**, Indian Statistical Institute

**Technical Program Committee**

**VD Agrawal**, Auburn University  
**B Amruthur**, IISc, Bangalore  
**PV Anandamohan**, ECIL, Bangalore  
**M Balakrishnan**, IIT, Delhi  
**PK Basu**, University of Calcutta  
**S Batterywala**, Synopsys, India  
**NK Bhat**, IISc, Bangalore  
**TK Bhattacharya**, IIT, Kharagpur  
**A Chakrabarti**, U. Calcutta  
**PP Chakrabarti**, IIT, Kharagpur  
**S Chakraborty**, BESU  
**S Chakradhar**, NEC, USA  
**N Chandrachoodan**, IIT Madras  
**B Chatterjee**, Intel India  
**PS Dasgupta**, IIM, Calcutta  
**J Deka**, IIT Guhawati  
**V Kamakoti**, IIT, Madras  
**S Mahant-Shetti**, KARMIC, India  
**S Majumder**, IIIT Kolkata  
**SK Mehta**, IIT Kanpur  
**R Moona**, IIT, Kanpur  
**N Mukherjee**, Mentor Graphics, USA  
**NS Murty**, NXP Semiconductors  
**N Naganathan**, Agere Systems, Bangalore  
**D Nagchoudhuri**, DAIICT, Ahmedabad  
**(Late) PK Nandi**, BESU  
**PR Panda**, IIT, Delhi  
**R Parekhji**, Texas Instruments, India  
**A Patra**, IIT, Kharagpur  
**K Paul**, IIT Delhi  
**H Rahman**, BESU  
**KRK Rao**, Texas Instruments, India  
**VR Rao, IIT, Bombay**  
**CP Ravikumar**, Texas Instruments, India  
**P Ray**, National Semiconductors, India  
**D Roy Chowdhury**, IIT, Kharagpur  
**H Saha**, Jadavpur University  
**V Sahula**, MNIT, Jaipur  
**S Sen**, University of Calcutta  
**I Sengupta**, IIT, Kharagpur  
**DK Sharma**, IIT, Bombay  
**B Sikdar**, Bengal Engg & Science University  
**S Srinivasan**, IIT, Madras  
**L Vemury**, Silicon Image, USA  
**V Visvanathan**, Texas Instruments, India

**Local Organization Chairs**

**S Sen**, University of Calcutta  
**P P Das**, Interra Systems

**Tutorial Chair**

**I Sengupta**, IIT Kharagpur

**Finance Chair**

**NG Chattopadhyay**, Interra Systems, Kolkata

**Conference Support**

Microsoft Conference Management Services

**Fellowships Chair**

**Hafizur Rahaman**, Bengal Engg Univ  
[vdat07\\_fellow@yahoo.co.in](mailto:vdat07_fellow@yahoo.co.in)

**Technical Program Chairs**

**S Sur-Kolay**, Indian Statistical Institute  
**Parthasarathi Dasgupta**, IIM Calutta  
**D Mukhopadhyay**, Jadavpur University

**Registration Information:**

- Registration permits you to participate in all the Technical sessions and Tutorials organized as part of the Symposium, and includes refreshments and lunch on all days.
- Please send your registration fee through a draft made out to "**VLSI Society of India**", payable at Bangalore.
- The draft must be sent to **Mr. Nandagopal Chattopadhyay**, VDAT2007 Finance Chair, to the address mentioned below.
- If you wish to register *on the spot*, drafts and cash payment in Indian rupees are acceptable. We will not be able to accept Foreign Currency or Credit Card payments.
- The current exchange rate is approximately 1 US dollar = 45 Indian rupees.
- Even those of you who plan to register on the spot are requested to communicate your desire to attend VDAT 2007 to [vdat07@gmail.com](mailto:vdat07@gmail.com) with details of vehicle registration number (if any) and laptop number (if any). Without this, you may face difficulties during registration. Please mark the subject line of the mail as "Vehicle No." or "Laptop No."
- If you are registering for a tutorial, indicate the first and second preference of the tutorial. There are limited seats in each tutorial. If we cannot register you in the tutorial of your choice, we will refund the amount.
- A processing fee of Rs.500/- will be applied against all cancellations.

**Symposium Registration Amount**

	Fellow	Indian Faculty/ Student	Indian Industry VSI/ IEEE Member	All Foreign Participants	Others
Before June 30, 2007	Rs.1500/=	Rs.2500/=	Rs.6000/=	US\$ 150.00	Rs.7000/=
After June 30, 2007	N/A	Rs.3000/=	Rs.7000/=	US\$ 200.00	Rs.8000/=

**Tutorial Registration Amount**

	Fellow	Indian Faculty/ Student	Indian Industry VSI/ IEEE Member	All Foreign Participants	Others
Before June 30, 2007	Rs.1000/=	Rs.1500/=	Rs.2000/=	US\$ 100.00	Rs.2500/=
After June 30, 2007	Rs.1500/=	Rs.2000/=	Rs.2500/=	US\$ 125.00	Rs.3000/=

**Correspondence address for Registration:**

**Mr. Nanda Gopal Chattopadhyay**, Finance Chair, VDAT 2007  
 C/o: Interra Systems India (Pvt) Ltd.  
 2nd Floor, STP II Building, Salt Lake Electronics Complex, DN-53  
 Sector V, Bidhannagar, Kolkata 700 091, WB, India  
[vdat07@gmail.com](mailto:vdat07@gmail.com)

Event	Venue	Date	Participants
1 <sup>st</sup> VDAT	Chennai	January 7, 1998	30
2 <sup>nd</sup> VDAT	New Delhi	August 6-7, 1998	70
3 <sup>rd</sup> VDAT	New Delhi	August 20-21, 1999	120
4 <sup>th</sup> VDAT	New Delhi	August 25-26, 2000	150
5 <sup>th</sup> VDAT	Bangalore	August 16-18, 2001	220
6 <sup>th</sup> VDAT	Bangalore	August 29-31, 2002	300
7 <sup>th</sup> VDAT	Bangalore	August 28-30, 2003	300
8 <sup>th</sup> VDAT	Mysore	August 26-28, 2004	250
9 <sup>th</sup> VDAT	Bangalore	August 10-13, 2005	320
10 <sup>th</sup> VDAT	Goa	August 9-12, 2006	300

**Information**

Please watch updates on VDAT at <http://vlsi-india.org>. The idea behind the VLSI Design And Test (VDAT) Symposium is to promote Research and Development on all aspects of VLSI in India. This symposium is a forum for free discussion of hot and emerging topics in VLSI. It provides a meeting place for VLSI professionals working in India and abroad. We have been holding this event since 1998, and the participation in the event has steadily gone up every year. Until 2004, the event was called "VLSI Design and Test Workshops." The VLSI Industry in India and academic community working in the area of VLSI has provided immense support to the symposium.

VDAT is sponsored by the **VLSI Society of India**. Please consult <http://vlsi-india.org/vsi/> for more information on VSI's mission and goals. If you are unable to download the page, please send mail to [visecy@vlsi-india.org](mailto:visecy@vlsi-india.org) for a softcopy of the application form. Consult <http://www.vlsi-india.org/vsi/activities/> for updates on the activities of the VLSI Society of India. If you wish to become a member of the VLSI Society of India, you can download the form from <http://vlsi-india.org/vsi/membership/>.





**VSI Membership Form**  
For New Membership and renewals  
**VLSI Society of India**

<http://vlsi-india.org/vsi/>  
Registered Society under KSR Act 1960, Rule 1961  
E-mail: [vsiaccounts@vlsi-india.org](mailto:vsiaccounts@vlsi-india.org), [vsiseey@vlsi-india.org](mailto:vsiseey@vlsi-india.org)

1. Existing Membership No:  (Quote additional Old No. If any):
- Member (tick as applicable):  **Student** /  **Non-student** /  **Corporate**
2. Your Name:
3. Your Profession/ Designation:
4. Your e-mail address:
5. Your Contact address:
6. Your Professional address (if different from above):
7. Your Area of specialization:
8. Would you like to review papers in events organized by VSI? :
9. How many papers are you willing to review? :
10. Your Brief bio-data: Attach separately
11. How can you contribute to the activities of VSI? :
12. What Activities would you like VSI to organize? :
13. Details of Payment:

New Members  
to affix  
photograph.

<b>Cash:</b>	
<b>DD no:</b>	
<b>Dated:</b>	
<b>Drawn on Bank:</b>	
<b>Amount:</b>	

*I agree to be a member of the VLSI Society of India and have read and understood the charter of the society.  
I will actively contribute towards the objectives of the society.*

**Place and Date:**

**Member Signature**

Category	Membership Rates:		Mail the form along with the DD to: Mr. Gopal Naidu, Treasurer VLSI Society of India Texas Instruments (India) Pvt Ltd Bagmane Tech Park, Adjacent to LRDE, C.V.Raman Nagar Post, Bangalore: 560 093 PH: 2509 9363, FAX: 91-80-2504 8213
	Yearly	5-yearly	
Student Member:	Rs. 500/=	N/A	
Non-student member:	Rs. 1,000/=	Rs 4,500/-	
Corporate member:	Rs. 10,000/=	Rs 45,000/-	

**The DD to be made out to: "VLSI Society of India" and payable at Bangalore.**

- Please also enter the details in the online membership form <http://vlsi-india.org/vsi/activities/reg.shtml> to update records.
- Processing the card subject to the DD receipt. Please allow two weeks.
- The photograph is for official records only and will not be imaged onto the membership card.
- Students to attach college credentials.
- Inscribe "**Towards VSI Membership - New/ Renewal**" at the rear side of DD. Students to attach college credentials.
- The same form to be used for a new membership or Renewal. In the event of change of address, please update online.
- Please do not send scanned images of DD or the Form. Processing the card subject to the DD receipt. Allow two weeks.
- Become a VDAT Yahooogroup member to receive updates on all announcements. Details on <http://vlsi-india.org/docs/mailgroup.shtml>