

Tracks in VDAT Symposium:

Day 1-2 (August 8 and 9): The advance technical program includes

- 52 peer-reviewed technical paper presentations
- 19 poster papers, a panel discussion
- 5 Invited Talks
- 4 Keynote addresses and a Banquet talk.
- 8 Embedded Tutorials
- The program is divided into 3 tracks
 - A track on High-Level Design will focus on System Level Design and Synthesis, Microarchitecture, Embedded Systems, Co-Design, Core-Based Designs, High-Level Synthesis, Logic Synthesis, Memory Synthesis, and FPGA Synthesis.
 - A track on Physical Design and VLSI Technology will focus on Physical Design and Technology and Process-Related Aspects of Integrated Circuits. It will also discuss issues on Optoelectronic Devices and Circuits, MEMS, Deep Submicron and Nanometer Devices and Circuits.
 - A track on Testing and Verification will focus on issues related to Testing, Testability and Verification of Digital Designs, Memories, Analog and Mixed-Signal Designs.

You may register for VDAT using the registration form enclosed. This registration also entitles you to attend the VLSI Education Day (Aug 10). Participants of VDAT may also wish to attend the One-day workshop on Nanotechnology on August 7, 2007 being organized at the Indian Statistical Institute, Kolkata at no extra charge – details will be announced shortly. You should also enter your registration details at our <u>website</u> to receive a confirmation from us.

Day-3 (August 10): VLSI Education Day includes a Keynote talk, 2 Invited Talks, 3 Embedded Tutorials and panel discussions related to VLSI education in India.

Day-4 (August 11): The following tutorials will be held on August 11, 2007 at the **Institute of Radio Physics and Electronics, Calcutta Univ.** You may register either for track T1, T2 or T3 shown below. Please note that registration for VDAT2007 and Tutorials are separate. **Those registering for T1 may also attend T3 optionally. T3 registrants can also attend the morning session of T1.**

T1: Analog Design and BioChips

Low Power Design Technique in Analog And Mixed-Signal Design Dr. Chetan Parikh, DAIICT and Dr. Nagendra Krishnapura, IIT Madras

Design and test of Microfluidic Biochips

Dr. K. Chakrabarty, Duke University, USA

T2: System-on-Chip Test

Manufacturing test solutions for System-on-chip Integrated Circuits Dr. E. Larsson (Linkoping University, Sweden) and Dr. K. Chakrabarty (Duke University, USA)

Compression, Delay test and Diagnosis: Ensure High quality, Low cost and Quick yield Ramp of Nanometer ICs Navneet Kaushik, Shaleen Babu and Sameer Chillarige (Cadence)

T3: Power Management

Power Management Circuits Design & Applications Amit Patra and S. Mukhopadhyay, IIT Kharagpur, Ram Anant and S. Venkatraman, TI India

08.00 AM – 09.00 AM		t 8, 2007) – Wednesday Registration and Breakfast	
09.00 AM - 09.30 AM		Inauguration	
		Das, IT Minister, WB and Professor, Jad	
		rgence and the Status of VLSI Activitie	
09.30 AM - 10.30 AM		n, ISA Chairman and President R& D Se	
		ductor & Electronics Ecosystem: Opp Person: Vishwani Agrawal, Auburn Unit	
	Chair	Venue: J.C. Bose Hall	versity
10.30 AM – 11.00 AM		Tea Break	
10.00 AM - 11.00 AM	Session 1A-1	Session 1B-1	Session 1C-1
	TECHNOLOGY-1	EDA-1	DFT-1
	Chairperson: <i>Hiranmay Saha</i> ,	Chairperson: Swapan Sen, Saha	Chairperson: C P Ravikumar, T
	Jadavpur University	Inst of Nuclear Physics	S.K. Mitra Hall
	P.C. Mahalanabis Hall	J.C. Bose Hall	
	Challenges Posed to the State of	Design for Manufacturability: What	Robust System Design for Scale
	the art Device Simulators in	Lies Ahead?	CMOS and Emerging
	Nanoscale Regime	Vijay S. Patri, Magma Design	Nanotechnologies.
	Embedded tutorial (1 hr)	Automation	Subhashis Mitra, Stanford
	Shubhakar K, Biswajit Ray and	Embedded Tutorial (1 hr)	University
	Santanu Mahapatra, Indian Institute		Invited Talk
	of Science, Bangalore		
	A Simulation based Study and	An Algorithm for Resistance	Layout-Aware Illinois Scan Desig
	Analysis of Double Gate Tunnel	Extraction and Current Density	for High Fault Coverage
	FET Performance for Low Standby	Profiling of Lateral Power MOSFETs	* Shibaji Banerjee , IIT, KGP
	Power Applications *Nayan Patel, Santanu Mahapatra,	*Baidurya Chatterjee, Syamantak	Regular
	IISc, Bangalore	Das, Amit Patra, IIT Kharagpur;	
	Regular	Samrat Ray, Cadence Design	
	rogua	Systems, Noida	
11.00 AM - 01.00 PM		Regular	
	Multilevel Pyramidically Wound	An Error Comparison Scheme for	Compression-Power Trade-off in
	Symmetric Spiral Inductor	Design Rule Checking Flows	Dictionary based Test Data
	Genemala Haobijam, Roy Paily*, IIT,	*Dibyendu Goswami, Swami	Compression
	Guwahati	Gangadharan, Intel	*Chandan Giri, Nikhil Reddy
	Short	Regular	Cheruku, Santanu Chattopadhyay
			IIT Kharagpur
			Regular
	Floating Gate Interferences on Vth	Delay Clock Methodology for	Fault Diagnosis in Reversible
	Distribution In Eight Level High	Timing-Performance Improvement	Circuits
	Density Flash Memory	of Designs on FPGAs	*Bikromadittya Mondal, BPPIMT;
	*Roy Paily, Vikas Badam, IIT	*Kamakoti Veezhinathan, IIT	Susanta Chakraborty, Bengal Eng
	Guwahati; Yajun Ha, National	Madras	and Science University; Bhargab
	University of Singapore	Regular	Bhattacharya, Indian Statistical
	Short		Institute, Kolkata
01.00 PM - 02.00 PM		Lunch	Short
01.001 W - 02.00 F W	Session 1A-2	Session 1B-2	Session 1C-2
		FUA-7	
	ANALOG DESIGN-1 Chairperson: D. Mukhopadhyay.	EDA-2 Chairperson: P. Dasgupta IIM	DFT - 2
	Chairperson: D. Mukhopadhyay,	Chairperson: P. Dasgupta, IIM	DFT - 2 Chairperson: <i>D. Roy Choudhur</i>
	Chairperson: D. Mukhopadhyay, Jadvpur University	Chairperson: P. Dasgupta, IIM Calcutta	DFT - 2 Chairperson: D. Roy Choudhur IITKGP
	Chairperson: D. Mukhopadhyay,	Chairperson: P. Dasgupta, IIM	DFT - 2 Chairperson: <i>D. Roy Choudhur</i>
	Chairperson: <i>D. Mukhopadhyay,</i> Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive	Chairperson: <i>P. Dasgupta, IIM</i> Calcutta J.C. Bose Hall	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design
	Chairperson: <i>D. Mukhopadhyay,</i> Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra	Chairperson: <i>P. Dasgupta, IIM</i> <i>Calcutta</i> J.C. Bose Hall The Next Step in the SoC Design	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem
	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn
	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel
	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation
	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes)	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular
	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca
	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca Circuits
	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain Anuradha Ray, ST Microelectronics;	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca Circuits *Debasis Mitra, Bengal Engineerid
	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain Anuradha Ray, ST Microelectronics; Chetan Parikh*, DA-IICT	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca Circuits *Debasis Mitra, Bengal Engineeria and Science University, Shibpur,
02.00 PM – 03.30 PM	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain Anuradha Ray, ST Microelectronics;	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation *Venugopal Chakravarthy, S J	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca Circuits *Debasis Mitra, Bengal Engineerii and Science University, Shibpur, Howrah.; Ashish Nigam, ; Sandeep
02.00 PM – 03.30 PM	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain Anuradha Ray, ST Microelectronics; Chetan Parikh*, DA-IICT	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation *Venugopal Chakravarthy, S J College of Engg; Jagannath Rao, SJ	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca Circuits *Debasis Mitra, Bengal Engineerin and Science University, Shibpur, Howrah.; Ashish Nigam, ; Sandeep Dey*, Susmita Sur-Kolay, Bharga
02.00 PM – 03.30 PM	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain Anuradha Ray, ST Microelectronics; Chetan Parikh*, DA-IICT	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation *Venugopal Chakravarthy, S J College of Engg; Jagannath Rao, SJ College of Engg	DFT - 2 Chairperson: D. Roy Choudhur, IITKGP S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca Circuits *Debasis Mitra, Bengal Engineerin and Science University, Shibpur, Howrah.; Ashish Nigam, ; Sandeep Dey*, Susmita Sur-Kolay, Bharga Bhattacharya, Indian Statistical
02.00 PM – 03.30 PM	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain Anuradha Ray, ST Microelectronics; Chetan Parikh*, DA-IICT	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation *Venugopal Chakravarthy, S J College of Engg; Jagannath Rao, SJ	DFT - 2 Chairperson: D. Roy Choudhur, <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca Circuits *Debasis Mitra, Bengal Engineerin and Science University, Shibpur, Howrah.; Ashish Nigam, ; Sandeep Dey*, Susmita Sur-Kolay, Bharga Bhattacharya, Indian Statistical Institute, Kolkata
02.00 PM – 03.30 PM	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain Anuradha Ray, ST Microelectronics; Chetan Parikh*, DA-IICT Short	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation *Venugopal Chakravarthy, S J College of Engg; Jagannath Rao, SJ College of Engg Regular	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca Circuits *Debasis Mitra, Bengal Engineerin and Science University, Shibpur, Howrah.; Ashish Nigam, ; Sandeep Dey*, Susmita Sur-Kolay, Bharga Bhattacharya, Indian Statistical Institute, Kolkata Regular
02.00 PM – 03.30 PM	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain Anuradha Ray, ST Microelectronics; Chetan Parikh*, DA-IICT Short	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation *Venugopal Chakravarthy, S J College of Engg; Jagannath Rao, SJ College of Engg Regular	DFT - 2 Chairperson: D. Roy Choudhur, IITKGP S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Scar Circuits *Debasis Mitra, Bengal Engineerin and Science University, Shibpur, Howrah.; Ashish Nigam, ; Sandeep Dey*, Susmita Sur-Kolay, Bharga Bhattacharya, Indian Statistical Institute, Kolkata Regular
02.00 PM – 03.30 PM	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain Anuradha Ray, ST Microelectronics; Chetan Parikh*, DA-IICT Short Design and implementation of a 14-bit 200 MSPS Current Steering	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation *Venugopal Chakravarthy, S J College of Engg; Jagannath Rao, SJ College of Engg Regular Voltage Scalable Statistical Gate Delay Models Using Neural	DFT - 2 Chairperson: D. Roy Choudhur IITKGP S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca Circuits *Debasis Mitra, Bengal Engineerir and Science University, Shibpur, Howrah.; Ashish Nigam, ; Sandeep Dey*, Susmita Sur-Kolay, Bharga Bhattacharya, Indian Statistical Institute, Kolkata Regular A New Approach for Testing of Digital Modules in Mixed Signal
02.00 PM – 03.30 PM	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain Anuradha Ray, ST Microelectronics; Chetan Parikh*, DA-IICT Short Design and implementation of a 14-bit 200 MSPS Current Steering DAC using GM/ID Method	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation *Venugopal Chakravarthy, S J College of Engg; Jagannath Rao, SJ College of Engg Regular Voltage Scalable Statistical Gate Delay Models Using Neural Networks	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca Circuits *Debasis Mitra, Bengal Engineerii and Science University, Shibpur, Howrah.; Ashish Nigam, ; Sandeep Dey*, Susmita Sur-Kolay, Bharga Bhattacharya, Indian Statistical Institute, Kolkata Regular A New Approach for Testing of Digital Modules in Mixed Signal VLSI Circuits
02.00 PM – 03.30 PM	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain Anuradha Ray, ST Microelectronics; Chetan Parikh*, DA-IICT Short Design and implementation of a 14-bit 200 MSPS Current Steering DAC using GM/ID Method Ramasamy Srinivasan,	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation *Venugopal Chakravarthy, S J College of Engg; Jagannath Rao, SJ College of Engg Regular Voltage Scalable Statistical Gate Delay Models Using Neural Networks *Bishnu Das, Bharadwaj Amrutur,	DFT - 2 Chairperson: <i>D. Roy Choudhur</i> <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca Circuits *Debasis Mitra, Bengal Engineerin and Science University, Shibpur, Howrah.; Ashish Nigam, ; Sandeep Dey*, Susmita Sur-Kolay, Bharga Bhattacharya, Indian Statistical Institute, Kolkata Regular A New Approach for Testing of Digital Modules in Mixed Signal VLSI Circuits *Santosh Biswas, IIT Kharagpur
02.00 PM – 03.30 PM	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain Anuradha Ray, ST Microelectronics; Chetan Parikh*, DA-IICT Short Design and implementation of a 14-bit 200 MSPS Current Steering DAC using GM/ID Method Ramasamy Srinivasan, Venkataramani Balasubramanian*,	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation *Venugopal Chakravarthy, S J College of Engg; Jagannath Rao, SJ College of Engg Regular Voltage Scalable Statistical Gate Delay Models Using Neural Networks *Bishnu Das, Bharadwaj Amrutur, Indian Institute of Science;	DFT - 2 Chairperson: D. Roy Choudhur, IITKGP S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca Circuits *Debasis Mitra, Bengal Engineerin and Science University, Shibpur, Howrah.; Ashish Nigam, ; Sandeep Dey*, Susmita Sur-Kolay, Bharga Bhattacharya, Indian Statistical Institute, Kolkata Regular A New Approach for Testing of Digital Modules in Mixed Signal VLSI Circuits
02.00 PM – 03.30 PM	Chairperson: D. Mukhopadhyay, Jadvpur University P.C. Mahalanabis Hall Design of Synchronous Buck Converter Employing an Adaptive Zero Voltage Switching for Ultra Low Power Systems *Sandeep Mehra and Bhardwaj Amruthur, Indian Institute of Science Short A 2.4 GHz Low-voltage CMOS Low Noise Amplifier with 32dB Gain Anuradha Ray, ST Microelectronics; Chetan Parikh*, DA-IICT Short Design and implementation of a 14-bit 200 MSPS Current Steering DAC using GM/ID Method Ramasamy Srinivasan,	Chairperson: P. Dasgupta, IIM Calcutta J.C. Bose Hall The Next Step in the SoC Design Automation Manikandan Panchapakesan and Ramchandra V, NXP Semiconductors Embedded Tutorial (30 minutes) Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation *Venugopal Chakravarthy, S J College of Engg; Jagannath Rao, SJ College of Engg Regular Voltage Scalable Statistical Gate Delay Models Using Neural Networks *Bishnu Das, Bharadwaj Amrutur,	DFT - 2 Chairperson: D. Roy Choudhur, <i>IITKGP</i> S.K. Mitra Hall Using Hierarchy in Design Automation: The Fault Collapsin Problem *Vishwani Agrawal, Auburn University; Raja Sandireddy, Intel Corporation Regular Testing Droop Faults in Full Sca Circuits *Debasis Mitra, Bengal Engineerin and Science University, Shibpur, Howrah.; Ashish Nigam, ; Sandeep Dey*, Susmita Sur-Kolay, Bharga Bhattacharya, Indian Statistical Institute, Kolkata Regular A New Approach for Testing of Digital Modules in Mixed Signal VLSI Circuits *Santosh Biswas, IIT Kharagpur

02.00 PM – 03.30 PM	Rao, DA-IICT, Gandhinagar Short Design of High Performance Current Steering DAC using Pattern Search Algorithm Sreekanthbabu Nukaraju, Ramasamy Srinivasan, Venkataramani Balasubramanian*,	Short Crosstalk Analysis for a CMOS Gate Driven Coupled Interconnects *Brajesh Kaushik, Sankar Sarkar, MITS, Sikar; Rajendra Agarwal, Ramesh Joshi, IIT, Roorkee	and Science University Short Genetic Algorithm based Test Scheduling for Network-on-Chip *Santanu Chattopadhyay, Mahalakshmi Satti, Santanu Kundu, IIT Kharagpur Short
	NIT, Trichy Regular	Regular	
03.30 PM – 04.00 PM		Break	
04.00 PM – 05.30 PM	Mod	Panel Discussion lerator: Srimat Chakradhar, NEC Labs	, USA
05.30 PM – 06.00 PM		Break	
06.00 PM – 07.00 PM	Sreed	Banquet Talk Convergence of Semiconductor Indust har Natarajan, Emerging Memory Techn airperson: Susanta Sen, Calcutta Unive	nologies
07.00 PM – 08.00 PM		Entertainment	
08.00 PM – 09.00 PM		Dinner	
		Entertainment	er Sity

	Day 2 (Augu							
08.00 AM - 09.00 AM	Day-2 (Augu	st 9, 2007) – Thursday Registration and Breakfast						
		Keynote-3						
09.00 AM – 10.00 AM	Sumeet Agrawal, Intel							
	Modular Design: Industry perspective and open challenges Chair: Bhargab B. Bhattacharya, Indian Statistical Institute							
10.00 AM - 10.30 AM	Chair:	Tea Break	stical institute					
10.00 AW - 10.30 AW	Session 2A-1		Session 2C-1					
	LOW-POWER-1	Session 2B-1	TEST AND VERIFICATION - 1					
	Chairperson: S. Chattopadhyay,	SYSTEMS-1 Chairperson: <i>P. Panda</i> , <i>IITD</i>	Chairperson: Partha Pratim Das					
	IITKGP	J.C. Bose Hall	Interra Systems, Kolkata					
	P.C. Mahalanabis Hall		S.K. Mitra Hall					
	Aggressive Leakage Management in ARM based system	A Methodology for Creating Application Specific Processor	Low power verification Sathyam Pattanam, Synopsys					
	Jayanta Lahiri, ARM Embedded	Architectures	Invited Talk (40 min)					
	Technologies	Prof. Anshul Kumar, IIT Delhi						
	Invited Talk (40 min)	Invited Talk (40 min)						
	CV-based Analytical Modeling of	Dual Encoded Gray Coding	Debugging Assume-Guarantee					
	Dynamic Power for 65nm CMOS Library Characterization	Scheme *Salil Gadgil, Texas Instruments;	Specification for Compositional Verification					
	* B.P.Harish , University Visvesvaraya	Senthilkannan Chandrasekaran.	*Anindyasundar Nandi, Interra					
	College; Navakanta Bhat, IISc,	Texas Instruments	Systems India Pvt Ltd; Bhaskar Pa					
	Bangalore	Regular	Pallab Dasgupta, IIT Kharagpur					
	Regular	In any monthal Comparently its	Regular					
	A Novel Efficient Power Optimization Method for Off-Chip	Incremental Connectivity Extraction for Large VLSI Layouts	Formal Verification of Pipelined Read-Modify-Write Logic by GS1					
	Memory Access using Differential	*Akash Agrawal, IIIT Hyderabad	*Subir Roy, Texas Instruments Inc					
	Memory Addressing	Short	Pvt Ltd; Srikanth Reddy, Bharadwa					
10.30 AM - 12.30 PM	*Sajal Das, Texas Instruments,		Amrutur, IISc, Bangalore					
10.007441 12.001141	Bangalore		Short					
	Regular Leakage Modelling of Logic Gates	Latency Optimized AES-Rijndael	An Efficient Implementation of					
	Considering The Effect of Input	with Flexible Mode of Operation	Testbench for Verification of					
	Vectors	*Monjur Alam, Santosh Ghosh, IIT -	Configurable Host Controller IP					
	*Janakiraman Viraraghavan,	Kharagpur; Debdeep	Addressing Mobile Storage					
	Bishnu Das, IISc, Bangalore; Vish	Mukhopadhaya, IIT - Madras;	Applications					
	Vishwanathan, TI; Bharadwaj	Dipanwita Roy Chowdhury,; Indranil	*Pusuluri Giri Kumar, Synopsys					
	Amrutur, IISc, Bangalore Regular	Sen Gupta, IIT- Kharagpur Regular	<i>(India) Pvt Ltd</i> Short					
		On the Realizability of	Scenario Driven Test Case					
		Specifications having Auxiliary	Generation for Functional					
		State Machines and GR(1) LTL	Verification of Pipelined					
		*Ansuman Banerjee, Pallab	Processors *Subrat Panda, Venu Gopal Kast					
		Dasgupta, Partha Chakrabarti, IIT Kharagpur	Partha Chakrabarti, IIT Kharagpur					
		Regular	Regular					
12.30 PM - 01.30 PM		Lunch	· · · · · · · · · · · · · · · · · · ·					
		Keynote-4						
01.30 PM – 02.30 PM		havan, General Manager and VP Produ						
	Creating a suc	cessful EDA product: An industry ve Chairperson: S. Sur-Kolay, ISI	eteran's perspective					
	Session 2A-2	Session 2B-2	Session 2C-2					
	LOW-POWER-2	SYSTEMS-2	MEMS-TECHNOLOGY-1					
	Chairperson: Anshul Kumar, IITD	Chairperson: <i>Hafizur Rahaman,</i>	Chairperson: P.K.Basu, Universit					
	P.C. Mahalanabis Hall	BESU J.C. Bose Hall	of Calcutta S.K. Mitra Hall					
	Leakage and Switching Power	A Transformation Based Method	Fabrication of MEMS PZR					
	Minimization with Area Trade-off in	for Formal Analysis of Hybrid	Accelerometer for Automobile					
	Multiplexer Based Circuit	Systems	Application					
	Synthesis	*Jairam Sukumar, Subir Roy,	*Ravindra Mukhiya, E&ECE, IIT-					
	* Sambhu Pradhan , Santanu Chattopadhyay, IIT Kharagpur	Texas Instruments, Bangalore; Navakanta Bhat, IISc, Bangalore	Kharagpur Regular					
02.30 PM – 03.45 PM	Short	Regular	i togulai					
	A Novel Toggle less, LUT-Less	Hybrid Masked Karatsuba	Bulk-Micromachining for MEMS					
	Low Power Distributed Arithmetic	Multiplier for GF (2 ²³³)	Accelerometer using 25% WT.					
	(DA) Architecture for FIR Filter	*Debdeep Mukhopadhyay, //T	TMAH					
	The sume Halaram Augusta Sophy	Madras	*Ravindra Mukhiya, E&ECE, IIT-					
	* Uma Rajaram , Augusta Sophy, Easwari Engineering College	Short	Kharagpur					

02.20 DM 02.45 DM	A Core Power Pad Planner for Wirebond SoCs *Jairam Sukumar, Udayakumar H, Texas Instruments, Bangalore; Rajat Chopra, Interra Systems; Kousik Mukherjee, Interra Systems Short	Priority Queue based LRU Models for Associative Cache *Vijayalakshmi Seshadri, Airvana Networks India Pvt Ltd Short	Design, Modeling and Simulation of High Performance RF MEMS Switch for Phase Shifter Applications *Avra Kundu; Swati Majumdar; Bhaskar Gupta; Hiranmay Saha, Jadavpur University Regular
02.30 PM – 03.45 PM	Design of an Application Specific Low-Power High Performance Carry Save 4-2 Compressor *Anup Dandapat, Partha Bose, Sayan Ghosal, Pikul Sarkar, Animesh Biswas, D Mukhopadhyay, Jadavpur University Short	A New Spice Simulator for Single Electron Transistor Based Integrated Circuits *Biswajit Ray, Ashish Pal, Saptarshi Das, Santanu Mahapatra,IISc, Bangalore Regular	Characterization of Universal Nand-Nor-Inverter QCA gate *Biplab Sikdar, Bibhas Sen, Bengal Engg and Science University Regular
03.45 PM - 04.00 PM		Break	
	Session 2A-3 SYSTEMS-3 Chairperson: Chetan Parikh, DA- IICT	Session 2B-3 CIRCUITS - 1 Chairperson: Vineet Sahula, MNIT Jaipur	Session 2C-3 DFT VERIFICATION Chairperson: Pallab Dasgupta, IITKGP
	P.C. Mahalanabis Hall Design of Low Power & Robust	J.C. Bose Hall A Power Efficient Carry Break	S.K. Mitra Hall
	Coding Schemes Partha Pratim Pande, Washington State University Invited Talk – 1 hr	Pattern Based Area Reduction Technique for Adder Structures *Krashna Nand Mishra, DA-IICT, Ahmedabad; Subash Chandra Bose, CEERI, Pilani Short	
04.00 PM – 05.45 PM	A Lifting based Reconfigurable forward and Inverse Discrete Wavelet Transform Architecture for JPEG2000 Yogesh Inamdar; Ramesh Kini*, N.I.T.K., Surathkal Short	Area Efficient Bit-Serial Architecture for Polynomial Basis Multiplication over Galois Fields GF(2 ^m) *Hafizur Rahaman, Bengal Engg. and Science Univ; Prasenjit Ray, Debasis Mitra, Amit Datta, School of VLSI Technology, Bengal Engineering and Science University, Shibpur Short	Formal verification of DFT logi and their integration in SoCs practices, issues and challenges Subir K. Roy, Texas Instruments Bangalore; A.S. Nandi, B. Mittr Interrasystems, Kolkata
	MOTSOC: Mesh of Tree based Network-on-Chip Design A New Interconnection Structure for SOCs *Santanu Kundu, Santanu Chattopadhyay, Mahalakshmi Satti, IIT Kharagpur Short State Encoding Targeting Low	A Bus Encoding Technique for On- Chip Propagation Delay Minimization Nallamothu Satyanarayana, Adams Engineering College; A Vinaya Babu, JNTU Hyderabad; Madhu Mutyam*, IIIT Hyderabad Short Design Approach for Standard	Embedded Tutorial
	Area And Low Power FSM Synthesis *Santanu Chattopadhyay, Saurabh Chaudhury, IIT Kharagpur; Krishna Sistla Regular	Single Ended Input Output Buffer in 65nm Process <i>K S Raghunathan</i> Embedded Tutorial (1 hr)	

	Poster Session	
Session 2A-4 CIRCUITS - 2 Chairperson: Baidya Nath Ray, Bengal Engineering and Science University P.C. Mahalanabis Hall	Session 2B-4 ANALOG DESIGN - 2 Chairperson: Bharadwaj Amrutur, I/Sc, Bangalore J.C. Bose Hall	Session 2C-4 TEST AND VERIFICATION - 2 Chairperson: Susanta Chakraborty, Bengal Engg and Science University S.K. Mitra Hall
A Novel Approach for Power Pad Layout generation *Venkat Vallapaneni, Raghunatha Lakkireddy, Sireesha LNVS Tulluri, Srinivasa Gandi, Agere Systems	Power Supply Detection Circuit *Dharmaray Nedalgi, and Mukesh Nair, NXP Semiconductors	Co-simulation: Verification Advantage with PCI Express Endpoint SystemC Model Aditya Ayre,, Aniket Deshpande*; Vishal Rustagi, CDAC-Pune
A Double-Pulsed Latch Flip-Flop *Navaram Kumar, VNIT; Rajendra Patrikar, and Kishore Kulat VNIT Nagpur	VCO Phase Noise Improvement Techniques Ravi Kumar, IBM; Narendra Bolabatin*, Qualcorelogic; Eapen Abraham, IBM	Case study: Reducing Run time of Volume Diagnosis by Using Reduced Pattern Set and Truncated Failure Log *Dhiraj Maheshwari,; Ravi Dasari, Mentor Graphics
Design of Flip-Flops with Low Setup and Hold Times across Process Variations *Pratap Das, Bharadwaj Amrutur, Indian Institute of Science; Sridhar J., TI India	Development of an FPGA based Smart Computing System for Clinical Diagnosis with On-board Wireless Communication Interfacing *Shubhajit Roy Chowdhury, Hiranmay Saha, Jadavpur university	Formal Verification of a Fast DMA Controller: A case study Anindyasundar Nandi,, Bijitendra Mittra*, Interra Systems India Pvt Ltd; Subir Roy, Prohor Chowdhury,Texas Instruments, India
	Design and Simulation of Integrated VCO for SMART Nanoporous Silicon Based Biosensors *Chirasree Roy Choudhury, Subhashis Sinhababu, Bengal Engineering and Science University, Shibpur	
	CIRCUITS - 2 Chairperson: Baidya Nath Ray, Bengal Engineering and Science University P.C. Mahalanabis Hall A Novel Approach for Power Pad Layout generation *Venkat Vallapaneni, Raghunatha Lakkireddy, Sireesha LNVS Tulluri, Srinivasa Gandi, Agere Systems A Double-Pulsed Latch Flip-Flop *Navaram Kumar, VNIT; Rajendra Patrikar, and Kishore Kulat VNIT Nagpur Design of Flip-Flops with Low Setup and Hold Times across Process Variations *Pratap Das, Bharadwaj Amrutur, Indian Institute of Science; Sridhar J.,	CIRCUITS - 2Chairperson: Baidya Nath Ray, Bengal Engineering and Science UniversityP.C. Mahalanabis HallA Novel Approach for Power Pad Layout generation *Venkat Vallapaneni, Raghunatha Lakkireddy, Sireesha LNVS Tulluri, Srinivasa Gandi, Agere SystemsPower Supply Detection Circuit *Dharmaray Nedalgi, and Mukesh Nair, NXP SemiconductorsA Double-Pulsed Latch Flip-Flop *Navaram Kumar, VNIT; Rajendra Patrikar, and Kishore Kulat VNIT NagpurVCO Phase Noise Improvement Techniques Ravi Kumar, IBM; Narendra Bolabatin*, Qualcorelogic; Eapen Abraham, IBMDesign of Flip-Flops with Low Setup and Hold Times across Process Variations *Pratap Das, Bharadwaj Amrutur, Indian Institute of Science; Sridhar J., TI IndiaDevelopment of an FPGA based Smart Computing System for Clinical Diagnosis with On-board Wireless Communication Interfacing *Shubhajit Roy Chowdhury, Hiranmay Saha, Jadavpur universityDesign and Simulation of Integrated VCO for SMART Nanoporous Silicon Based Biosensors *Chirasree Roy Choudhury, Subhashis Sinhababu, Bengal Engineering and Science University,

		ust 10, 2007) – Friday	
09.00 414 00.00 414	VLSI	Education Day	
08.00 AM - 09.00 AM 09.00 AM - 10.00 AM	Predictable Physical	Registration and Breakfast Keynote-5 agdish Rao, Texas Instruments Bangalo Design Closure in the Nanometer Era on: Jayanta Lahiri, ARM Embedded Te	- An Industry Perspective
10.00 AM – 10:30 AM	Session 3A-1 Physical Design Chairperson: Indranil Sengupta, IIT KGP P.C. Mahalanabis Hall	Tea Break Session 3B-1 VLSI Education Chairperson: Dinesh Sharma, IIT Bombay J.C. Bose Hall	Session 3C-1 Low Power Test Chairperson: <i>S. Majumder, IIIT</i> S.K. Mitra Hall
10:30 AM – 11.30 AM	Invited Talk	Invited Talk	Addressing Test Power Issues in Digital CMOS Circuits Srivaths Ravi, Texas Instruments Embedded Tutorial
11.30 AM – 01.00 PM	Game Theory and its Application to VLSI Physical Design Parthasarathi Dasgupta, IIM Calcutta Embedded Tutorial	Research Scholar Forum Research Scholars must send their proposals to <u>vsisecy@vlsi-india.org</u>	Strategies for power reduction during VLSI circuit testing S. Chattopadhyay, IIT Kharagpur Embedded Tutorial
01.00 PM - 02.00 PM		Lunch	
	Poster : Session 3A-2 LOW POWER - 3 Chairperson: <i>Aloke Das, Intel</i> P.C. Mahalanabis Hall	Session Session 3B-2 DESIGN TECHNIQUES Chairperson: <i>Biplab Sikdar</i> , Bengal Engg and Science University J.C. Bose Hall	Session 3C-2 VSI Meeting – Proposals from colleges for conducting future events S.K. Mitra Hall
02.00 PM - 03.00 PM	Power Optimized Machine Code Generation for an Application Specific Instruction Set Processor (ASIP) for Hindi Text to Speech Synthesis *Atanendu Mandal, CEER! Implementation of SPIHT Codec in Stratix-II *Gunvanta Mate, Kishore Bachina; K Ramesh, CRL-BEL; J. Anbuselvi FPGA Implementation of Low Power ASU Multiplier *Rahul Badghare,; Sanjiv Mangal, Raghvendra Deshmukh,; Rajendra Patrikar, VNIT, Nagpur Improved Reversible Logic Implementation of Decimal Adder *Rekha James, CUSAT; Shahana T K, CUSAT; K. Poulose Jacob, CUSAT; Sreela Sasi, Gannon University	Modified Data Encoding Circuit for Asynchronous FIFO Design *Roy Paily, IIT Guwahati; Krishna Chaitanya, IIT Guwahati; Krishna Chaitanya, IIT Guwahati Design and Simulation of a CMOS Instrumentation Amplifier for signal conditioning of MEMS based Piezoresistive low Pressure Sensor *Niteen Futane ; Shubhajit Roy Chowdhury,, Jadavpur Univerity; Chirasree Roy Choudhury,. BESU; Hiranmay Saha, Jadavpur University Effect of Inductance on Wire- Sizing the Global Interconnect in VLSI Circuits *Ashwani Kumar, Surender Soni, NIT Hamirpur; Ashok Kumar Circuit Prospects Of DGFET: A Variable Gain Differential Amplifier With Current mirror Load *Srimoyee Sen, Urmimala Roy, Chandan Sarkar, Jadavpur University; Chaitanya Kshirsagar; Navakanta Bhat, ECE, IISc, Bangalore	 VLSI Society of India invites proposals from its member organizations to conduct events in 2007-2008. Proposals must be sent in the format prescribed on the website. Continuing events of VSI include (a) VLSI Design Conference (proposals for 2010 or later) (b) VDAT Symposium (proposals for 2008 or later) (c) Design Verification Methodologies (Proposals for 2008 or later) (d) Workshop on Low Power Design (Proposals for 2008 or later) (e) Workshop on Electronic System Level Design (Proposals for 2008 or later) (f) Workshop on Interconnect Design and Variability (Proposals for 2008 or later) (g) Proposals for tutorials or other events For proposals that are sent earlier and already approved, time will be provided to organizers to present their proposals and seek participation. Proposals can be sent to ravikumar@vlsi-india.org
03.00 PM - 03.30 PM		Tea Break	to ravikumar@vlsi-india.org
03.30 PM - 05.00 PM	VLSI education has come a long wa B.Tech level courses in VLSI are bein of VLSI. The panelists will take a fre	Panel ion in India to the Next Level – What? by in the last ten years. Today, many colle g offered in many colleges. There are ma sh look at VLSI Education in India and d	eges offer M.Tech programs in VLSI. any Ph.D. scholars working in the area ebate how to take it to the next level.
	Panelis	rator: C.P.Ravikumar, Texas Instrument ts: N.S. Murty, NXP Semiconductors and ay-3 – Symposium	

		(August 11, 2007) – Saturday cs and Electronics, University of Cal	cutta					
		Road, Kolkata - 700 009						
08.00 AM - 09.00 AM	Registration and Breakfast							
	Session 4A-1 Tutorial T1 ANALOG DESIGN AND BIOCHIPS	Session 4B-1 Tutorial T2 SYSTEM-ON-CHIP TEST	Session 4C-1 Tutorial T3 POWER MANAGEMENT					
09.00 AM - 11.00 AM	T1-A Low Power Design Technique in Analog And Mixed-Signal Design Chetan Parikh, DAI/CT and Nagendra Krishnapura, IIT Madras	T2-A Manufacturing Test Solutions for System-on-chip Integrated Circuits E. Larsson, Linkoping University, Sweden and Krishnendu Chakrabarty Duke University, USA						
11.00 AM - 11.30 AM		Tea Break						
11.30 AM – 01.00 PM	Tutorial Continues	Tutorial Continues						
01.00 PM - 02.00 PM		Lunch						
02:00 PM – 03:30 PM	T1-B Design and test of Microfluidic Biochips Krishnendu Chakrabarty, Duke University, USA	T2-B Compression, Delay test and Diagnosis: Ensure High quality, Low cost and Quick yield Ramp of Nanometer ICs Navneet Kaushik, Shaleen Babu and Sameer Chillarige, Cadence Design Systems	T3-B Power Management Circuits Design & Applications Amit Patra and S. Mukhopadhyay, IIT Kharagpur, Ram Anant and S. Venkatraman and Biranchinath Sahu, TI India					
03.30 PM - 04.00 PM		Tea Break						
04.00 PM – 05:30 PM	Tutorial Continues	Tutorial Continues	Tutorial Continues					
	En	d of Tutorials						

There are three tutorial tracks – T1, T2 and T3. You may register for any one of them. Please note that registration in VDAT Tutorial registration entitles you to course CD, lunch, and refreshment.

Please note that registration for the tutorials is separate – registration in VDAT does not automatically enroll you into a tutorial. You must clearly indicate which tutorial you wish to enroll for – T1, T2 or T3. Partial registration is not permitted. Use the attached registration form to register. You must also confirm your registration on our website to get an acknowledgement from us.

Those registering for T1 may also attend T3 optionally. T3 registrants can also attend the morning session of T1.

Symposium Committee General Co-Chairs

C.P. Ravikumar, Texas Instruments India and BB Bhattacharya, Indian Statistical Institute
Technical Program Committee
Fellowships Chair
Technical Program

VD Agrawal, Auburn University B Amruthur, IISc, Bangalore PV Anandamohan, ECIL, Bangalore M Balakrishnan, IIT, Delhi PK Basu. University of Calcutta S Batterywala, Synopsys, India NK Bhat, IISc, Bangalore TK Bhattacharya, IIT, Kharagpur A Chakrabarti, U. Calcutta PP Chakrabarti, IIT, Kharagpur S Chakraborty, BESU S Chakradhar, NEC, USA N Chandrachoodan, IIT Madras B Chatterjee, Intel India PS Dasgupta, IIM, Calcutta J Deka, IIT Guhawati V Kamakoti, IIT, Madras S Mahant-Shetti, KARMIC, India S Majumder, IIIT Kolkata SK Mehta, IIT Kanpur R Moona, IIT, Kanpur N Mukherjee, Mentor Graphics, USA NS Murty, NXP Semiconductors N Naganathan, Agere Systems, Bangalore D Nagchoudhuri, DAIICT, Ahmedabad (Late) PK Nandi, BESU PR Panda, IIT, Delhi R Parekhji, Texas Instruments, India A Patra, IIT, Kharagpur K Paul. IIT Delhi H Rahaman, BESU KRK Rao, Texas Instruments, India VR Rao, IIT, Bombay CP Ravikumar, Texas Instruments, India P Ray, National Semiconductors, India D Roy Chowdhury, IIT, Kharagpur H Saha, Jadavpur University V Sahula, MNIT, Jaipur S Sen, University of Calcutta I Sengupta, IIT, Kharagpur DK Sharma, IIT, Bombay B Sikdar, Bengal Engg & Science University S Srinivasan, IIT, Madras L Vemury, Silicon Image, USA V Visvanathan, Texas Instruments, India

Local Organization Chairs

S Sen, University of Calcutta **P P Das**, Interra Systems

Tutorial Chair I Sengupta, IIT Kharagpur

Finance Chair NG Chattopadhyay, Interra Systems, Kolkata

Conference Support Microsoft Conference Management Services

Fellowships Chair	Technical Program Chairs
	S Sur-Kolay, Indian Statistical Institute
Hafizur Rahaman, Bengal Engg Univ	Parthasarathi Dasgupta, IIM Calutta
vdat07_fellow@yahoo.co.in	D Mukhopadhyay, Jadavpur University

Registration Information:

- Registration permits you to participate in all the Technical sessions and Tutorials organized as part of the Symposium, and includes refreshments and lunch on all days.
- Please send your registration fee through a draft made out to "VLSI Society of India", payable at Bangalore.
- The draft must be sent to *Mr. Nandagopal Chattopadhyay*, VDAT2007 Finance Chair, to the address mentioned below.
- If you wish to register on the spot, drafts and cash payment in Indian rupees are acceptable. We will not be able to accept Foreign Currency or Credit Card payments.
- The current exchange rate is approximately 1 US dollar = 45 Indian rupees.
- Even those of you who plat to register on the spot are requested to communicate your desire to attend VDAT 2007 to <u>vdat07@gmail.com</u> with details of vehicle registration number (if any) and laptop number (if any). Without this, you may face difficulties during registration. Please mark the subject line of the mail as "Vehicle No." or "Laptop No."
- If you are registering for a tutorial, indicate the first and second preference of the tutorial. There are limited seats in each tutorial. If we cannot register you in the tutorial of your choice, we will refund the amount.
- A processing fee of Rs.500/- will be applied against all cancellations.

	Symposium Registration Amount								
	Fellow	Indian Faculty/ Student	Indian Industry VSI/ IEEE Member	All Foreign Participants	Others				
Before June 30, 2007	Rs.1500/=	Rs.2500/=	Rs.6000/=	US\$ 150.00	Rs.7000/=				
After June 30, 2007	N/A	Rs.3000/=	Rs.7000/=	US\$ 200.00	Rs.8000/=				

Tutorial Registration Amount

	ratorial registration Amount								
Before June 30, 2007	Rs.1000/=	Rs.1500/=	Rs.2000/=	US\$ 100.00	Rs.2500/=				
After June 30, 2007	Rs.1500/=	Rs.2000/=	Rs.2500/=	US\$ 125.00	Rs.3000/=				

Correspondence address for Registration:

Mr. Nanda Gopal Chattopadhyay, Finance Chair, VDAT 2007 C/o: Interra Systems India (Pvt) Ltd. 2nd Floor, STP II Building, Salt Lake Electronics Complex, DN-53 Sector V, Bidhannagar, Kolkata 700 091, WB, India

vdat07@gmail.com

Event	Venue	Date	Participants
1 st VDAT	Chennai	January 7, 1998	30
2 nd VDAT	New Delhi	August 6-7, 1998	70
3 rd VDAT	New Delhi	August 20-21, 1999	120
4 th VDAT	New Delhi	August 25-26, 2000	150
5 th VDAT	Bangalore	August 16-18, 2001	220
6 th VDAT	Bangalore	August 29-31, 2002	300
7 th VDAT	Bangalore	August 28-30, 2003	300
8 th VDAT	Mysore	August 26-28, 2004	250
9 th VDAT	Bangalore	August 10-13, 2005	320
10 th VDAT	Goa	August 9-12, 2006	300

Information

Please watch updates on VDAT at <u>http://vlsi-india.org</u> The idea behind the VLSI Design And Test (VDAT) Symposium is to promote Research and Development on all aspects of VLSI in India. This symposium is a forum for free discussion of hot and emerging topics in VLSI. It provides a meeting place for VLSI professionals working in India and abroad. We have been holding this event since 1998, and the participation in the event has steadily gone up every year. Until 2004, the event was called "VLSI Design and Test Workshops." The VLSI Industry in India and academic community working in the area of VLSI has provided immense support to the symposium.

VDAT is sponsored by the VLSI Society of India. Please consult <u>http://vlsi-india.org/vsi/</u> for more information on VSI''s mission and goals. If you are unable to download the page, please send mail to <u>vsisecy@vlsi-india.org</u> for a softcopy of the application form. Consult <u>http://vlsi-india.org/vsi/activities/</u> for updates on the activities of the VLSI Society of India. If you wish to become a member of the VLSI Society of India, you can download the form from http://vlsi-india.org/vsi/membership/.

Sponsored by



11th IEEE VLSI Design and Test Symposium August 08 - 11, 2007, Kolkata, India Saha Institute of Nuclear Physics, Convention Centre, 1/AF, Bidhannagar, Salt Lake, Kolkata - 64 **Website:** <u>vlsi-india.org</u>



REGISTRATION FORM

Name of	the partici	pant: (Please use bloc	k letters.))						
Category (Tick app		Fellow					VDAT 2	2007 Fell	owship No:		
	(opriate)	Facult	y / Student: VSI,	/ IEEE me	mber		VSI/ IE	EE Mem	bership No:		
		Indian	Industry: VSI/	IEEE mer	EEE member VSI/ IEEE Members			bership No:			
		Autho	r				Paper I	No/s:			
		<u> </u>	n Participant								
Address Correspo	for ondence:		nation: Studen ge/ Company I		lty 🗆 In	Idustry [Other				
		Perm	anent address	:							
E-mail: (Compulsory):									
T1: Analog Details o	of DD		T2 T3 T2 : System on-cal:	hip Test; T	3: Powe	er Manage	ement DD Nui	Telepho mber:	one:		
enclosed	Symposium.						Dated:				
Total Amount:					_		Bank:				
T1 T2 Those registhe mornin	stering for T1	. may als	Workshop on Nan o attend T3 optio e refer advance p	nally. T3 re		s can als	o attend	Signa	ature		
	Tute	orial Re	gistration Amou	nt			Syn	nposium	Registration An	nount	
	T1, T2 or 1 Aug 11, 20		Before June 30, 2007	After Ju 30, 200	-	Aug	just 8- 1	0, 2007	Before June 30, 2007	After Ju 30, 200	-
	Fellow		Rs 1000	Rs 150)0	Fello	W		Rs 1500	N/A	
	Faculty/ Stud		Rs 1500	Rs 200		Facu	lty/ Stude	ent	Rs 2500	Rs 3000)
Ir	ndian Industry IEEE Memb		Rs 2000	Rs 250	00		n Industi Member	ry VSI/	Rs 6000	Rs 7000)
I	Foreign Partici	ipant	USD 100	USD 12		Forei	Foreign Participant		USD. 150	USD 20	
	Others		Rs 2500	Rs 300		Othe	-		Rs 7000	Rs 8000	
the followin Fi C, 2r Si Si	ng address: Mr. Nanda Gopa inance Chair, V /o: Interra Sy nd Floor, STP	al Chattoj VDAT 20 vstems In II Buildir ronics Co annagar,	07 dia (Pvt) Ltd. ng mplex, DN-53	• • • •	Bangal The DD address You mus receive If an au Queries	ore, Ind and form mention st also en informat thor is al regardin	ia . n to be se ed on the nter the a ion from d 'so a fello	ent to the e left. above deta us regular w recipier ation musi	ociety of India" VDAT2007 Financ ails electronically ly nt, please tick bot t be sent only to:	ce Chair, to at our <u>webs</u>	Kolkata
	If registering		n fee includes registr / for Symposium and							angements ar	re the

VSI Membership Form

+	For New Membership and renewals VLSI Society of India <u>http://vlsi-india.org/vsi/</u> Registered Society under KSR Act 1960, Rule 1961 E-mail: vsiaccounts@vlsi-india.org, vsisecy@vlsi-india.org			
1.	Existing Membership No:	New Members		
	Member (tick as applicable): Student / Non-student / Corporate			
2 .	Your Name:			
3.	Your Profession/ Designation:			
4.	Your e-mail address:			
5.	Your Contact address:			
6.	Your Professional address (if different from above):			
7.	Your Area of specialization:			
8.	Would you like to review papers in events organized by VSI? :			
9.	How many papers are you willing to review? :			
10.	Your Brief bio-data: Attach separately			
11.	How can you contribute to the activities of VSI? :			
12.	What Activities would you like VSI to organize? :			
13.	Details of Payment:			

Cash:	
DD no:	
Dated:	
Drawn on Bank:	
Amount:	

I agree to be a member of the VLSI Society of India and have read and understood the charter of the society. I will actively contribute towards the objectives of the society.

Place and Date:

Member Signature

Cotomore	Membership Rates:		Mail the form along with the DD to:			
Category	Yearly	5-yearly	Mr. Gopal Naidu, Treasurer VLSI Society of India			
Student Member:	Rs. 500/=	N/A	Texas Instruments (India) Pvt Ltd			
Non-student member:	Rs. 1,000/=	Rs 4,500/-	Bagmane Tech Park, Adjacent to LRDE, C.V.Raman Nagar Post, Bangalore: 560 093			
Corporate member:	Rs. 10,000/=	Rs 45,000/-	PH: 2509 9363, FAX: 91-80-2504 8213			
The DD to be made out	to: "VLSI Society of I	ndia" and payable at	Bangalore.			
 Please also en 	ter the details in the online	membership form http://v	/lsi-india.org/vsi/activities/reg.shtml to update records.			
 Processing the 	card subject to the DD rec	eipt. Please allow two we	eeks.			
 The photograp 	h is for official records only	and will not be imaged o	onto the membership card.			
Students to attach college credentials.						
 Inscribe "Towa 	rds VSI Membership - Ne	ew/ Renewal" at the rear	side of DD. Students to attach college credentials.			
 The same form to be used for a new membership or Renewal. In the event of change of address, please update online. 						

Please do not send scanned images of DD or the Form. Processing the card subject to the DD receipt. Allow two weeks.
 Become a VDAT Yahoogroup member to receive updates on all announcements. Details on http://vlsi-india.org/docs/mailgroup.shtml